

Galvanically isolated 4 A single gate driver



SO-8W

Features

- High voltage rail up to 1200 V
- Driver current capability: 4 A sink/source @25°C
- dV/dt transient immunity ±100 V/ns in full temperature range
- Overall input-output propagation delay: 75 ns
- Separate sink and source option for easy gate driving configuration
- 4 A Miller CLAMP dedicated pin option
- UVLO function
- Gate driving voltage up to 26 V
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- · Temperature shut-down protection
- · Standby function
- 6 kV galvanic isolation
- UL 1577 recognized
- · Wide body SO-8W package

Application

- Motor driver for home appliances, factory automation, industrial drives and fans.
- 600/1200 V inverters
- · Battery chargers
- Induction heating
- Welding
- UPS
- · Power supply units
- DC-DC converters
- Power Factor Correction

Product status link

STGAP2HS

Product label



Description

The STGAP2HS is a single gate driver which provides galvanic isolation between the gate driving channel and the low voltage control and interface circuitry.

The gate driver is characterized by 4 A capability and rail-to-rail outputs, making the device also suitable for mid and high power applications such as power conversion and motor driver inverters in industrial applications. The device is available in two different configurations. The configuration with separated output pins allows to independently optimize turn-on and turn-off by using dedicated gate resistors. The configuration featuring single output pin and Miller CLAMP function prevents gate spikes during fast commutations in half-bridge topologies. Both configurations provide high flexibility and bill of material reduction for external components.

The device integrates UVLO and thermal shutdown protection functions to facilitate the design of highly reliable systems. Dual input pins allow the selection of signal polarity control and implementation of HW interlocking protection to avoid cross-conduction in case of controller malfunction. The input to output propagation delay is less than 75 ns, which delivers high PWM control accuracy. A standby mode is available to reduce idle power consumption.



1 Block diagram

Figure 1. Block diagram - Single output and Miller Clamp configuration





Figure 2. Block diagram - Separate output configuration



DS13393 - Rev 5 page 2/22



2 Pin description and connection diagram

Figure 3. Pin connection (top view) - Single output and Miller CLAMP option




Figure 4. Pin connection (top view) - Separated outputs option




Table 1. Pin Description

Pin #		Pin Name Type		Function
Figure 4	Figure 3	- Fill Name	Туре	Function
1	1	VDD	Power Supply	Driver logic supply voltage.
2	2	IN+	Logic Input	Driver logic input, active high.
3	3	IN-	Logic Input	Driver logic input, active low.
4	4	GND	Power Supply	Driver logic ground.
5	5	VH	Power Supply	Gate driving positive voltage supply.
-	6	GOUT	Analog Output	Sink/Source output.
-	7	CLAMP	Analog Output	Active Miller Clamp.
6	-	GON	Analog Output	Source output.
7	-	GOFF	Analog Output	Sink output.
8	8	GNDISO	Power Supply	Gate driving Isolated ground.

DS13393 - Rev 5 page 3/22



3 Electrical data

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	-0.3	6.5	V
V _{LOGIC}	Logic pins voltage vs. GND	-	-0.3	6.5	V
VH	Positive supply voltage (VH vs. GNDISO)	-	-0.3	28	V
V _{OUT}	Voltage on gate driver outputs (GON, GOFF, CLAMP VS. GNDISO)	-	-0.3	VH+0.3	V
TJ	Junction temperature	-	-40	150	°C
T _S	Storage temperature	-	-50	150	°C
ESD	HBM (human body model)	-		2	kV

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
R _{th(JA)}	Thermal resistance junction to ambient	SO-8W	120	°C/W

3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	3.1	5.5	V
V _{LOGIC}	Logic pins voltage vs. GND	-	0	5.5	V
VH	Positive supply voltage (VH vs. GNDISO)	-	Max(VH _{ON})	26	V
F _{SW}	Maximum switching frequency ⁽¹⁾	-	-	1	MHz
t _{OUT}	Output pulse width (GOUT, GON-GOFF)	-	100	-	ns
TJ	Operating Junction Temperature	-	-40	125	°C

^{1.} Actual limit depends on power dissipation and T_J .

DS13393 - Rev 5 page 4/22



4 Electrical characteristics

Table 5. Electrical characteristics ($T_J = 25$ °C, VH = 15 V, VDD = 5 V unless otherwise specified)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Dynamic c	haract eristi	ics			,	,	
t _{Don}	IN+, IN-	Input to output propagation delay ON	-	50	75	90	ns
t _{Doff}	IN+, IN-	Input to output propagation delay OFF	-	50	75	90	ns
t _r	-	Rise time	CL = 4.7 nF	-	30	-	ns
t _f	-	Fall time	See Figure 13	-	30	-	ns
PWD	-	Pulse Width Distortion t _{Don} -t _{Doff}	-	-	-	20	ns
t _{deglitch}	IN+, IN-	Inputs deglitch filter	-	-	20	40	ns
CMTI (1)	-	Common-mode transient immunity, dVISO/dt	VCM = 1500 V, See Figure 12	100	-	-	V/ns
Supply vol	tage						
VH _{on}	-	VH UVLO turn-on threshold	-	8.6	9.1	9.6	V
VH _{off}	-	VH UVLO turn-off threshold	-	7.9	8.4	8.9	V
VH _{hyst}	-	VH UVLO hysteresis	-	600	750	950	mV
I _{QHU}	-	VH undervoltage quiescent supply current	VH = 7V	-	1.3	1.8	mA
I _{QH}	-	VH quiescent supply current	-	-	1.3	1.8	mA
I _{QHSBY}	-	Standby VH quiescent supply current	Standby mode	-	400	550	μA
SafeClp	-	GOFF active clamp	I _{GOFF} = 0.2 A; VH floating	_	2	2.3	V
I _{QDD}	-	VDD quiescent supply current	-	-	1.0	1.3	mA
I _{QDDSBY}	-	Standby VDD quiescent supply current	Standby mode	-	40	65	μA
Logic Inpu	ts						
V _{il}	IN+, IN-	Low level logic threshold voltage	-	0.29·VDD	0.33·VDD	0.37·VDD	V
V_{ih}	IN+, IN-	High level logic threshold voltage	-	0.62·VDD	0.66·VDD	0.70·VDD	V
I _{INh}	IN+, IN-	INx logic "1" input bias current	IN _x = 5 V	33	50	70	μA
I _{INI}	IN+, IN-	INx logic "0" input bias current	IN _x = GND	-	-	1	μA
R _{pd}	IN+, IN-	Inputs pull-down resistors	IN _x = 5 V	70	100	150	kΩ
Driver buff	er section						
			T _J = 25°C	-	4	-	Α
I _{GON}	-	Source short circuit current	T _J = -40 to +125°C	3	-	5	Α
V_{GONH}	-	Source output high level voltage	I _{GON} = 100 mA	VH-0.15	VH-0.125	-	V

DS13393 - Rev 5 page 5/22



Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
R _{GON}	-	Source R _{DS_ON}	I _{GON} = 100 mA	-	1.25	1.5	Ω	
			T _J = 25°C	-	4	-		
I _{GOFF}	I _{GOFF} - Sink short-circ	Sink short-circuit current	$T_J = -40 \text{ to } +125^{\circ}\text{C}$	3	-	5.5	А	
V _{GOFFL}	-	Sink output low level voltage	I _{GOFF} = 100 mA	-	100	120	mV	
R _{GOFF}	-	Sink R _{DS_ON}	I _{GOFF} = 100 mA	-	1.0	1.2	Ω	
Miller Clam	p							
V _{CLAMPth}	-	CLAMP voltage threshold	V _{CLAMP} vs.GNDISO	1.3	2	2.6	V	
	-			V _{CLAMP} = 15V		1	'	
I _{CLAMP}		CLAMP short-circuit current	T _J = 25°C	-	4	-	A	
CLAWIF			$T_J = -40 \text{ to } +125^{\circ}\text{C}$	2	-	5		
V _{CLAMP_L}	-	CLAMP low level output voltage	I _{CLAMP} = 100mA	-	96	115	mV	
R _{CLAMP}	-	CLAMP R _{DS_ON}	I _{CLAMP} = 100mA	-	0.96	1.15	Ω	
Over-tempe	rature pro	tection				1		
T _{SD}	-	Shutdown temperature	-	170	-	-	°C	
T _{hys}	-	Temperature hysteresis	-	-	20	-	°C	
Standby					1	'		
t _{STBY}	-	Standby time	See Section 6.3	200	280	500	μs	
t _{WUP}	-	Wake-up time	See Section 6.3	10	20	35	μs	
t _{awake}	-	Wake-up delay	See Section 6.3	90	140	200	μs	
t _{stbyfilt}	-	Standby filter	See Section 6.3	200	280	800	ns	

^{1.} Characterization data, not tested in production.

DS13393 - Rev 5 page 6/22



5 Isolation

Table 6. Isolation and safety-related specifications

Parameter	Symbol	Value	Unit	Conditions
Clearance (Minimum External Air Gap)	CLR	8	mm	Measured from input terminals to output terminals, shortest distance through air
Creepage (*) (Minimum External Tracking)	CPG	8	mm	Measured from input terminals to output terminals, shortest distance path along body
Comparative Tracking Index (Tracking Resistance)	СТІ	≥ 400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group	-	II	-	Material Group (DIN VDE 0110, 1/89, Table 1)

Table 7. Isolation characteristics

Parameter	Symbol	Test Conditions	Characteristic	Unit
Maximum Working Isolation Voltage	V _{IORM}	-	1200	V _{PEAK}
		Method a, Type test		
		$V_{PR} = V_{IORM} \times 1.6, t_{m} = 10 \text{ s}$	1920	V_{PEAK}
Input to Output test voltage	V _{PR}	Partial discharge < 5 pC		
In accordance with VDE 0884-11		Method b1, 100 % Production test		V _{PEAK}
		$V_{PR} = V_{IORM} \times 1.875, t_m = 1 s$	2250	
		Partial discharge < 5 pC		
Transient Overvoltage (Highest Allowable Overvoltage)	V _{IOTM}	t _{ini} = 60 s Type test	6000	V _{PEAK}
Maximum Surge TestVoltage	V _{IOSM}	Type test	6000	V _{PEAK}
Isolation Resistance	R _{IO}	V _{IO} = 500 V; Type test	>10 ⁹	Ω

Table 8. Isolation voltage as per UL 1577

Parameter	Symbol	Characteristic	Unit
Isolation Withstand Voltage, 1min (Type test)	V _{ISO}	3535/5000	V _{RMS} /V _{PEAK}
Isolation TestVoltage, 1sec (100% production)	V _{ISOtest}	4242/6000	V _{RMS} /V _{PEAK}

Recognized under the UL 1577 Component Recognition Program - file number E362869

DS13393 - Rev 5 page 7/22




6 Functional description

6.1 Gate driving power supply and UVLO

The STGAP2HS is a flexible and compact gate driver with 4 A output current and rail-to-rail outputs. The device allows implementation of either unipolar or bipolar gate driving.

Figure 5. Power supply configuration for unipolar and bipolar gate driving



Undervoltage protection is available on VH supply pin. A fixed hysteresis sets the turn-off threshold, thus avoiding intermittent operation.

When VH voltage falls below the VHoff threshold, the output buffer enters a "safe state". When VH voltage reaches the VHon threshold, the device returns to normal operation and sets the output according to actual input pins status.

The VDD and VH supply pins must be properly filtered with local bypass capacitors. The use of capacitors with different values in parallel provides both local storage for impulsive current supply and high-frequency filtering. The best filtering is obtained by using low-ESR SMT ceramic capacitors and are therefore recommended. A 100 nF ceramic capacitor must be placed as close as possible to each supply pin, and a second bypass capacitor with value in the range between 1 μ F and 10 μ F should be placed close to it.

6.2 Power-up, power-down and "safe state"

The following conditions define the "safe state":

- GOFF = ON state;
- GON = High Impedance;
- CLAMP = ON state (for STGAP2HSC);

Such conditions are maintained at power-up of the isolated side ($VH < VH_{on}$) and during whole device power down phase ($VH < VH_{off}$), regardless of the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage not higher than SafeClp when VH voltage is not high enough to actively turn the internal GOFF MOSFET on. If VH positive supply pin is floating or not supplied the GOFF pin is therefore clamped to a voltage smaller than SafeClp.

If the supply voltage VDD of the control section of the device is not supplied, the output is put in safe state, and remains in such condition until the VDD voltage returns within operative conditions.

After power-up of both isolated and low voltage sides, the device output state depends on the status of the input pins.

DS13393 - Rev 5 page 8/22



6.3 Control inputs

The device is controlled through the IN+ and IN- logic inputs, in accordance with the truth table below.

Table 9. Inputs truth table (applicable when device is not in UVLO or "safe state")

Input	pins	Output pins		
IN+	IN-	GON	GOFF	
L	L	OFF	ON	
Н	L	ON	OFF	
L	Н	OFF	ON	
Н	Н	OFF	ON	

A deglitch filter allows input signals with duration shorter than tdeglitch to be ignored, thereby preventing noise spikes potentially present in the application from generating unwanted commutations.

6.4 Miller Clamp function

The Miller clamp function allows the control of the Miller current during the power stage switching in half-bridge configurations. When the external power transistor is in the OFF state, the driver operates to avoid the induced turn-on phenomenon that may occur when the other switch in the same leg is being turned on, due to the C_{GD} capacitance.

During the turn-off period the gate of the external switch is monitored through the CLAMP pin. The CLAMP switch is activated when gate voltage goes below the voltage threshold, V_{CLAMPth}, thus creating a low impedance path between the switch gate and the GNDISO pin.

6.5 Watchdog

The isolated HV side has a watchdog function in order to identify when it is not able to communicate with LV side, for example because the VDD of the LV side is not supplied. In this case the output of the driver is forced in "safe state" until communication link is properly established again.

6.6 Thermal shutdown protection

The device provides a thermal shutdown protection. When junction temperature reaches the T_{SD} temperature threshold, the device is forced in "safe state". The device operation is restored as soon as the junction temperature is lower than T_{SD} - T_{hys} .

DS13393 - Rev 5 page 9/22



6.7 Standby function


In order to reduce the power consumption of both control interface and gate driving sides the device can be put in standby mode. In standby mode the quiescent current from VDD and VH supply pins is reduced to I_{QDDSBY} and I_{QHSBY} respectively, and the output remains in "safe state" (the output is actively forced low).


The way to enter standby is to keep both IN+ and IN- high ("standby" value) for a time longer than t_{STBY}. During stand-by the inputs can change from the "standby" value.

To exit stand-by, IN+ and IN- must be put in any combination different from the "standby" value for a time longer than $t_{stbyfilt}$, and then in the "standby" value for a time t such that t_{WUP} <t < $t_{stbyfilt}$.

When the input configuration is changed from the "standby" value the output is enabled and set according to inputs state after a time t_{awake} .

Figure 6. Standby state sequences





DS13393 - Rev 5 page 10/22



7 Typical application diagram

<u>VD</u>D ______

Figure 7. Typical application diagram - Separated outputs





Figure 8. Typical application diagram - Separated outputs and negative gate driving



DS13393 - Rev 5 page 11/22

VDD

VDD

VDD

VDD

VDD

N

Floating ground A

VDD

VH IIS

HV BUS

Control

N

Floating ground A

VDD

N

Floating ground A

VH

Section

GND IS

ROUT

LIN

VDD

N


Floating ground A

ROUT

ROU

Figure 9. Typical application diagram - Miller Clamp

Figure 10. Typical application diagram - Miller Clamp and negative gate driving



DS13393 - Rev 5 page 12/22



Layout

8.1 Layout guidelines and considerations


In order to optimize the PCB layout, the following considerations should be taken into account:


- SMT ceramic capacitors (or different types of low-ESR and low-ESL capacitors) must be placed close to each supply rail pins. A 100 nF capacitor must be placed between VDD and GND and between VH and GNDISO, as close as possible to device pins, in order to filter high-frequency noise and spikes. In order to provide local storage for pulsed current, a second capacitor with a value between 1 µF and 10 µF should also be placed close to the supply pins.
- It is good practice to add filtering capacitors close to logic inputs of the device (IN+, IN-), particularly for fast switching or noisy applications.
- The power transistors must be placed as close as possible to the gate driver to minimize the gate loop area and inductance that might carry noise or cause ringing.
- To avoid degradation of the isolation between the primary and secondary side of the driver, there should not be any trace or conductive area below the driver.
- If the system has multiple layers, it is recommended to connect the VH and GNDISO pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity.

8.2 Layout example

An example of STGAP2HSC half-bridge suggested PCB layout with main signals highlighted by different colors is shown in Figure 11. It is recommended to follow this example for correct positioning and connection of filtering capacitors.

TOF





воттом

DS13393 - Rev 5 page 13/22




9 Testing and characterization information

VDD
VH
SS
GON
Output Voot
monitoring node
N
GNDISO

Figure 12. CMTI test circuit

Figure 13. Timings definition



DS13393 - Rev 5 page 14/22



10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10.1 SO-8W package information

Table 10. SO-8W package dimensions

Complete		Dimensions (mm)					
Symbol	Min.	Тур.	Max				
A	2.34		2.64				
A1	0.1		0.3				
b	0.3		0.51				
С	0.2		0.33				
D ⁽¹⁾	5.64		6.05				
е		1.27 BSC					
E1	7.39		7.59				
Е	10.11		10.52				
L	0.61		0.91				
h	0.25		0.76				
θ	0°		8°				
aaa	0.25						
bbb	0.25						
ccc		0.1					

^{1.} Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

DS13393 - Rev 5 page 15/22






Figure 14. SO-8W mechanical data

10.2 SO-8W suggested land pattern




Figure 15. SO-8W suggested land pattern

DS13393 - Rev 5 page 16/22



11 Ordering information

Table 11. Device summary

Order code	Output configuration	Package marking	Package	Packaging
STGAP2HSMTR	GON-GOFF	GAP2HS2	SO-8W	Tape and Reel
STGAP2HSCMTR	GOUT-CLAMP	GAP2HSC2	SO-8W	Tape and Reel

DS13393 - Rev 5 page 17/22



Revision history

Table 12. Document revision history

Date	Version	Changes
12-Aug-2020	1	Initial release.
01-Sep-2020	2	Updated some parameters in Table 5; updated some symbols in Table 10
13-Aug-2021	3	Updated VDD parameter in Table 4; updated Isolation Resistance Test condition parameter in Table 7; updated title of Table 8; changed Figure 15 and Figure 10; updated Table 3; updated Driver buffer section and Standby in Table 5.
15-Oct-2021	4	Updated Table 5 with missing notes.
29-Sep-2022	5	Added UL file certification

DS13393 - Rev 5 page 18/22



Contents

1	Bloc	k diagram	.2	
2	Pin d	lescription and connection diagram	.3	
3	Elect	rical data	.4	
	3.1	Absolute maximum ratings	. 4	
	3.2	Thermal data	. 4	
	3.3	Recommended operating conditions	. 4	
4	Elect	rical characteristics	. 5	
5	Isola	tion	.7	
6	Func	tional description	.8	
	6.1	Gate driving power supply and UVLO	. 8	
	6.2	Power-up, power-down and "safe state"	. 8	
	6.3	Control inputs	. 9	
	6.4	Miller Clamp function	. 9	
	6.5	Watchdog	. 9	
	6.6	Thermal shutdown protection	. 9	
	6.7	Standby function	10	
7	Typic	cal application diagram	11	
8	Layo	ut	13	
	8.1	Layout guidelines and considerations	13	
	8.2	Layout example	13	
9	Testi	ng and characterization information	14	
10	Pack	age information	15	
	10.1	SO-8W package information	15	
	10.2	SO-8W suggested land pattern	16	
11	Orde	ring information	17	
Rev	ision l	nistory	18	
Contents19				
List of tables				
List	of fig	ures	21	



List of tables

Table 1.	Pin Description	. 3
Table 2.	Absolute maximum ratings	4
Table 3.	Thermal data	. 4
Table 4.	Recommended operating conditions	4
Table 5.	Electrical characteristics (T _J = 25°C, VH = 15 V, VDD = 5 V unless otherwise specified)	. 5
Table 6.	Isolation and safety-related specifications	. 7
Table 7.	Isolation characteristics	
Table 8.	Isolation voltage as per UL 1577	. 7
Table 9.	Inputs truth table (applicable when device is not in UVLO or "safe state")	. 9
Table 10.	SO-8W package dimensions	
Table 11.	Device summary	17
Table 12.	Document revision history	18

DS13393 - Rev 5 page 20/22



List of figures

Figure 1.	Block diagram - Single output and Miller Clamp configuration	. 2
Figure 2.	Block diagram - Separate output configuration	
Figure 3.	Pin connection (top view) - Single output and Miller CLAMP option	. 3
Figure 4.	Pin connection (top view) - Separated outputs option	. 3
Figure 5.	Power supply configuration for unipolar and bipolar gate driving	. 8
Figure 6.	Standby state sequences	10
Figure 7.	Typical application diagram - Separated outputs	11
Figure 8.	Typical application diagram - Separated outputs and negative gate driving	11
Figure 9.	Typical application diagram - Miller Clamp	12
Figure 10.	Typical application diagram - Miller Clamp and negative gate driving	12
Figure 11.	Half-bridge suggested PCB layout	13
Figure 12.	CMTI test circuit	14
Figure 13.	Timings definition	14
Figure 14.	SO-8W mechanical data	16
Figure 15.	SO-8W suggested land pattern	16

DS13393 - Rev 5 page 21/22



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS13393 - Rev 5 page 22/22