# MC33665A
**Battery management communication gateway**

## 1 Product profile

### 1.1 General description

The MC33665A is a general-purpose battery management communication gateway and transport protocol link (TPL) transceiver. The device forwards messages upcoming from different TPL (isolated daisy chain protocol of NXP) ports through a standard communication protocol. The standard communication protocol ensures compatibility with microcontrollers available in the market. The MC33665A is designed as a gateway for serial peripheral interface (SPI), CAN (FD) or universal asynchronous receiver transmitter (UART) to TPL.

In the SPI or UART variant, the device communicates directly to the MCU by using SPI or UART. The MC33665A transfers messages between MCU and battery management system (BMS) devices connected to integrated TPL ports.

In the CAN FD variant, the MC33665A can be communicated with controller area network (CAN) and CAN FD to send and receive messages to BMS devices connected on TPL ports. The device powers an external CAN transceiver to be a part of a CAN bus.

The MC33665A provides four TPL ports to communicate with other isolated BMS devices in the daisy chain. Each daisy chain port supports capacitive and inductive isolated communication, based on device capabilities use NXP battery cell controllers like MC33771C, MC33772C, and MC33775A. The MC33665A was developed following AEC-Q100 grade 1, automotive quality management (QM) device. The MC33665A is suitable to be used in safety critical applications up to ASIL D level.

### 1.2 Features and benefits

- MCU host interface supporting SPI, CAN (FD) or UART
  - SPI
    - Single or dual SPI mode
    - Up to 10 Mbit/s data rate
  - CAN (FD)
    - CAN up to 1 Mbit/s data rate
    - CAN FD up to 5 Mbit/s data rate
  - UART
    - Full duplex operation
    - Auto baud rate detection
    - Up to 6 MBd data rate
  - Selectable IO voltage of 5 V or 3.3 V
- Message buffering
  - Configurable response and request buffers

- – Status/handshake signals for data flow control
- Communication management unit
  - – Error detection and reporting
- Multi-port TPL interface
  - – Four independent TPL daisy chain ports
  - – Automatic message routing based on address of TPL message
  - – Support up to four TPL daisy chains and 62 nodes per chain
  - – Each daisy chain features:
    - – 2 Mbit/s data rate
    - – Two-wire daisy chain supporting capacitive or inductive isolation
    - – Loopback support
  - – Compatible with TPL2 based products (for example MC33771C or MC33772C)
  - – Compatible with TPL3 based products (for example MC33775A)
- Message synchronization
  - – Enables synchronization of messages across all TPL daisy chain ports
  - – Transmission of messages triggered by external event (SYNC)
  - – Programmable time delay between messages
- Power supply options
  - – Supply via external 5 V regulator or integrated 5 V regulator
  - – Power mode management of the external CAN (FD) transceiver
- Operation modes
  - – Active mode
  - – Sleep mode (25 µA typ.)
- Wake-up of the device by
  - – TPL daisy chain
  - – MCU communication
  - – Wake-up input
- Supports internal oscillator with or without external crystal
- General-purpose inputs/outputs (GPIOs) with assignable status and events
- $I^2$C-bus master interface to control external devices, for example, EEPROMs and security ICs
- Unique device ID
- AEC-Q100 grade 1 qualified: −40 °C to +125 °C ambient temperature range
- Suitable to be used in safety critical applications up to ASIL D level

## 2 Ordering information

**Table 1. Ordering information**

| Type number | Package | | |
|---|---|---|---|
| | **Name** | **Description** | **Version** |
| MC33665ATS4AE | LQFP48 | plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body | SOT1571-1 |
| MC33665ATU4AE | LQFP48 | plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body | SOT1571-1 |
| MC33665ATF4AE | LQFP48 | plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body | SOT1571-1 |

### 2.1 Ordering options

**Table 2. Type numbers**

| Type number | Description |
|---|---|
| MC33665ATS4AE | SPI gateway with four TPL ports |
| MC33665ATU4AE | UART gateway with four TPL ports |
| MC33665ATF4AE | CAN FD gateway with four TPL ports |

# 3   Block diagram

Figure 1 shows the general architecture of the MC33665A.



C - Configurable (possible to disable)
GPIO0 to GPIO7 has configurable (set/disable) pulldown for inputs and configurable (set/disable) open-drain for outputs
ID0_STB_OD has open-drain output for SPI and UART only

aaa-043092

**Figure 1.  Block diagram**

MC33665A_SDS

All information provided in this document is subject to legal disclaimers.

© 2022 NXP B.V. All rights reserved.

**Product short data sheet**

**Rev. 3 — 29 July 2022**

**4 / 9**

# 4   Limiting values

**Table 3.  Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*

*$T_{amb}$ = −40 °C to +125 °C; $T_j$ = −40 °C to +150 °C; all voltages are defined with respect to ground; positive currents flow into the IC.*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{i(VBAT)}$ | input voltage on pin VBAT | | −0.3 | - | +40 | V |
| $V_{REG\_EN}$ | voltage on pin REG_EN | | −0.3 | - | min ($V_{i(VBAT)}$ + 0.5, +40) | V |
| $V_{O(VREG)}$ | output voltage on pin VREG | | −0.3 | - | +5.8 | V |
| $V_{I(VDDD)}$ | input voltage on pin VDDD | | −0.3 | - | +5.8 | V |
| $V_{I(VDDC)}$ | input voltage on pin VDDC | | −0.3 | - | +5.8 | V |
| $V_{I(VDDIO)}$ | input voltage on pin VDDIO | | −0.3 | - | +5.8 | V |
| $V_{I(dig)}$ | digital input voltage | GPIO0 to GPIO7, ID1 to ID3, CFG0, CFG1, SDAT_REQ_ RXD, SDAT_RSP_TXD, CSN_ RSP, CSN_ REQ, SCLK_REQ, SCLK_RSP, STB_N_OUT, STB_OUT, TPL_AUTOWAKE | −0.3 | - | min ($V_{VDDIO}$ + 0.5, 5.8) | V |
| | | ID0_STB_OD for CAN FD | −0.3 | - | min ($V_{VDDIO}$ + 0.5, +5.8) | V |
| | | ID0_STB_OD for SPI or UART | −0.3 | - | +5.8 | V |
| $V_{I(WAKE\_IN)}$ | input voltage on pin WAKE_IN | maximum limits | −0.3 | - | +40 | V |
| $V_{i(OSCP)}$ | input voltage on pin OSCP | | −0.3 | - | +5.8 | V |
| $V_{i(OSCN)}$ | input voltage on pin OSCN | | −0.3 | - | +2.75 | V |
| $V_{bus(TPL)}$ | voltage on TPL communication bus pins | RXTX0N, RXTX0P, RXTX1N, RXTX1P, RXTX2N, RXTX2P, RXTX3N, RXTX3P; Relative to VSSC | −10 | - | +10 | V |
| $V_{I(RESET)}$ | input voltage on pin RESET | maximum limits | −0.3 | - | +5.8 | V |
| $T_j$ | junction temperature | | −40 | - | +165 | °C |
| $T_{stg}$ | storage temperature | | −55 | - | +150 | °C |
| $T_{reflow(peak)}$ | peak reflow temperature | pin soldering temperature limit is maximum 10 s duration; not designed for immersion soldering; exceeding these limits may cause a malfunction or permanent damage to the device [1] | - | - | 260 | °C |

MC33665A_SDS

All information provided in this document is subject to legal disclaimers.

© 2022 NXP B.V. All rights reserved.

**Product short data sheet**

**Rev. 3 — 29 July 2022**

5 / 9

[1] Package reflow capability of NXP meets Pb-free requirements for JEDEC standard J-STD-020C. For peak package reflow temperature and moisture sensitivity level (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.

# 5 Revision history

**Table 4. Revision history**

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|---|---|---|---|---|
| MC33665A_SDS v.3 | 20220729 | Product short data sheet | - | MC33665A_SDS v.2 |
| MC33665A_SDS v.2 | 20220414 | Product short data sheet | - | MC33665A_SDS v.1 |
| MC33665A_SDS v.1 | 20211216 | Preliminary short data sheet | - | - |

# 6   Legal information

## 6.1   Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|---|---|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1]   Please consult the most recently issued document before initiating or completing a design.
[2]   The term 'short data sheet' is explained in section "Definitions".
[3]   The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

## 6.2   Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 6.3   Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

MC33665A_SDS

All information provided in this document is subject to legal disclaimers.

© 2022 NXP B.V. All rights reserved.

**Product short data sheet**

**Rev. 3 — 29 July 2022**

**7 / 9**

**Suitability for use in automotive applications** — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

## 6.4 Licenses

**Purchase of NXP ICs with NFC technology** — Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

## 6.5 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

# Contents