


Is Now Part of





# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d







## MOSFET Maximum Ratings T<sub>C</sub> = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			40	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
I <sub>D</sub>	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C		42		
	-Continuous (Silicon limited)	T <sub>C</sub> = 25 °C		52		
	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	14	Α	
	-Pulsed			100		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	33	mJ	
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C		43	W	
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	3.1		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to +150	°C	

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.9	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a	40	C/vv


### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8647L	FDD8647L	D-PAK (TO-252)	13 "	16 mm	2500 units

FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET

Electric Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Chara	acteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	40			V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		31		mV/°C	
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 32 V, V_{GS} = 0 V$			1	μA	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±100	nA	
On Chara	acteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	2.0	3.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13 A		7.1	9.0		
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 11 \text{ A}$		9.9	13.0		
		$V_{GS}$ = 10 V, I <sub>D</sub> = 13 A, T <sub>J</sub> = 125 °C		10.7	13.6		
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V, I_{D} = 13 A$		49		S	
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance			1230	1640	pF	
C <sub>oss</sub>	Output Capacitance	$-V_{DS} = 20 V, V_{GS} = 0 V,$					
	output oupuolianoo	f – 1 MHz		340	455	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHz		340 55	455 80	pF pF	
		f = 1 MHz				•	
C <sub>rss</sub> R <sub>g</sub>	Reverse Transfer Capacitance	f = 1 MHz		55		pF	
C <sub>rss</sub> R <sub>g</sub> Switchin	Reverse Transfer Capacitance Gate Resistance	f = 1 MHz		55		pF	
C <sub>rss</sub> R <sub>g</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics			55 0.9	80	pF Ω	
$\frac{C_{rss}}{R_g}$ Switching $t_{d(on)}$ $t_r$	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time	f = 1  MHz $V_{DD} = 20 \text{ V}, I_D = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		55 0.9 8	80	pF Ω ns	
C <sub>rss</sub> R <sub>g</sub> Switchin t <sub>d(on)</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 13 A,		55 0.9 8 3	80 16 10	pF Ω ns ns	
$\frac{C_{rss}}{R_g}$ Switching $\frac{t_{d(on)}}{t_r}$ $\frac{t_{d(off)}}{t_{d(off)}}$	Reverse Transfer Capacitance         Gate Resistance <b>Gharacteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 13 A,		55 0.9 8 3 19	80 16 10 34	pF Ω ns ns ns	
$\begin{array}{c} C_{rss} \\ R_g \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{t}_{d(on)} \\ t_r \\ \hline \\ t_{d(off)} \\ \hline \\ t_f \\ \hline \\ \hline \\ \hline \\ \hline \\ \end{array}$	Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time	$V_{DD}$ = 20 V, I <sub>D</sub> = 13 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		55 0.9 8 3 19 2	80 16 10 34 10	pF Ω ns ns ns	
C <sub>rss</sub> R <sub>g</sub> <b>Switchin</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	$V_{DD} = 20 \text{ V}, \text{ I}_D = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V} \text{ to } 10 \text{ V}$		55 0.9 8 3 19 2 20	80 16 10 34 10 28	pF Ω ns ns ns ns nC	
$\begin{array}{c} C_{rss} \\ \hline R_g \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ \hline \textbf{Q}_g \\ \hline \textbf{Q}_g \\ \hline \textbf{Q}_g \end{array}$	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 20 \text{ V},$		55 0.9 8 3 19 2 20 10	80 16 10 34 10 28	pF Ω ns ns ns nC nC	
$\begin{array}{c} C_{rss} \\ \hline R_{g} \\ \hline \textbf{Switchin} \\ \hline \textbf{Switchin} \\ \hline \textbf{t}_{d(on)} \\ \hline t_{r} \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_{f} \\ \hline \textbf{Q}_{g} \\ \hline \textbf{Q}_{g} \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \end{array}$	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate Charge         Gate to Source Charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 20 \text{ V},$		55 0.9 8 3 19 2 20 10 3.8	80 16 10 34 10 28	pF Ω ns ns nc nC nC	
$\frac{C_{rss}}{R_{g}}$ Switching $\frac{t_{d(on)}}{t_{r}}$ $\frac{t_{d(off)}}{t_{f}}$ $Q_{g}$ $Q_{gs}$ $Q_{gd}$ Drain-So	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 20 \text{ V},$ $I_{D} = 13 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 2.6 \text{ A}$ (Note 2)		55 0.9 8 3 19 2 20 10 3.8	80 16 10 34 10 28	pF Ω ns ns ns nC nC nC	
$\frac{C_{rss}}{R_g}$ Switching $\frac{t_{d(on)}}{t_r}$ $\frac{t_{d(off)}}{t_f}$ $\frac{t_f}{Q_g}$ $\frac{Q_{gs}}{Q_{gd}}$	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 20 \text{ V},$ $I_{D} = 13 \text{ A}$		55 0.9 8 3 19 2 20 10 3.8 3.1	80 16 10 34 10 28 14	pF Ω ns ns nc nC nC	
$\frac{C_{rss}}{R_g}$ Switching $\frac{t_{d(on)}}{t_r}$ $\frac{t_{d(off)}}{t_f}$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-So	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 20 \text{ V},$ $I_{D} = 13 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 2.6 \text{ A}$ (Note 2)		55 0.9 8 3 19 2 20 10 3.8 3.1 0.75	80 16 10 34 10 28 14 1.2	pF Ω ns ns ns nC nC nC	


Notes: 1:  $R_{0JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  is guaranteed by design while  $R_{0JA}$  is determined by the user's board design.




a) 40 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




b) 96 °C/W when mounted on a minimum pad





FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET



FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET

5



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC