

YUV-to-RGB digital-to-analog converter Rev. 01 — 29 June 2004

Product data sheet

General description 1.

The SAF7167AHW is a mixed-mode designed IC containing a video data path, keying control block, analog mixer, and a voltage output amplifier, capable of converting digital video data to analog RGB video, and then mixing video and external analog RGB inputs.

The video data path contains a data re-formatter, YUV-to-RGB colour space matrix as well as triple DACs for video data processing. An analog mixer performs multiplexing between DAC outputs of the video path and external analog RGB inputs.

The final analog outputs are buffered with built-in voltage output amplifiers to provide the direct driving capability for a 150 Ω load. See the overall block diagram.

The operation of SAF7167AHW is controlled via the I²C-bus.

2. **Features**

- On-chip mixing of digital video data and analog RGB signals
- Supports video input format of YUV 4 : 2 : 2, 4 : 1 : 1, 2 : 1 : 1 and RGB 5 : 6 : 5
- Video input rate up to 66 MHz
- Allows for both binary and twos complement video input data
- Triple 8-bit DACs for video output
- Built-in voltage output amplifier
- Provides keying control with external key and internal 8-bit, 2 × 8-bit and 3 × 8-bit pixel colour key
- Programmable via the l²C-bus
- 5 V CMOS device; HTQFP48 package.

Quick reference data 3.

Table 1:	Quick reference data					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDD}	digital supply voltage		4.75	5.0	5.25	V
V _{DDA}	analog supply voltage		4.75	5.0	5.25	V
T _{amb}	ambient temperature		-40	-	+85	°C



YUV-to-RGB digital-to-analog converter

4. Ordering information

Table 2: Ordering information								
Type number	Package							
	Name	Description	Version					
SAF7167AHW	HTQFP48	plastic thermal enhanced thin quad flat package; 48 leads; body $7 \times 7 \times 1$ mm; exposed die pad	SOT545-1					

5. Block diagram



SAF7167AHW

YUV-to-RGB digital-to-analog converter

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3: Pin description

Symbol	Pin	Type [1]	Description
UV[4]	1	I	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
UV[3]	2	I	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
UV[2]	3	Ι	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
UV[1]	4	I	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
UV[0]	5	Ι	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
VCLK	6	I	video clock input
V _{DDD}	7	S	digital supply voltage
V _{SSD}	8	S	digital ground
HREF	9	I	horizontal reference input signal
PCLK	10	I	pixel clock input
AP	11	I	test pin, normally connected to ground
SP	12	I	test pin, normally connected to ground

YUV-to-RGB digital-to-analog converter

Table 3:	Pin description .	continued	
Symbol	Pin	Type <mark>[1]</mark>	Description
P[7]	13	I	pixel bus input 7 (for keying control)
P[6]	14	I	pixel bus input 6 (for keying control)
P[5]	15	Ι	pixel bus input 5 (for keying control)
P[4]	16	Ι	pixel bus input 4 (for keying control)
P[3]	17	I	pixel bus input 3 (for keying control)
P[2]	18	I	pixel bus input 2 (for keying control)
P[1]	19	I	pixel bus input 1 (for keying control)
P[0]	20	I	pixel bus input 0 (for keying control)
EXTKEY	21	I	external key signal input
SDA	22	I/O	I ² C-bus data line
SCL	23	I	I ² C-bus clock line
RES_N	24	I	resetting the I ² C-bus (active LOW)
n.c.	25	-	not connected
V _{SSA2}	26	S	analog ground 2
V _{DDA2}	27	S	analog supply voltage 2
B_OUT	28	0	analog blue signal output
B_IN	29	I	analog blue signal input
G_OUT	30	0	analog green signal output
G_IN	31	I	analog green signal input
R_OUT	32	0	analog red signal output
R_IN	33	I	analog red signal input
V _{SSA1}	34	S	analog ground 1
V _{DDA1}	35	S	analog supply voltage 1
C_REF(H)	36	S	de-coupling capacitor for internal reference voltage (2.25 V)
n.c.	37	-	not connected
YUV[7]	38	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[6]	39	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[5]	40	Ι	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[4]	41	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[3]	42	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[2]	43	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[1]	44	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
YUV[0]	45	I	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data

YUV-to-RGB digital-to-analog converter

Table 3:	Pin description	continued	
Symbol	Pin	Type [1]	Description
UV[7]	46	I	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
UV[6]	47	I	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data
UV[5]	48	I	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data

[1] I = input; I/O = input or output; O = output; S = supply.

7. Functional description

The SAF7167AHW contains a video data path, 3 analog mixers and voltage output amplifiers for the RGB channels respectively, a keying control block as well as an I²C-bus control block.

7.1 Video data path

The video data path includes a video data re-formatter, a YUV-to-RGB colour space conversion matrix, and triple 8-bit DACs.

7.1.1 Re-formatter

The re-formatter de-multiplexes the different video formats YUV 4:1:1, 4:2:2 or 2:1:1 to internal YUV 4:4:4, which can then be processed by the RGB matrix. The pixel byte sequences of those video input formats are shown in Table 4 to Table 7.

Input	Pixel by	te sequence	of 4:2:2					
YUV0 (LSB)	Y0	Y0	Y0	Y0	Y0	Y0		
YUV1	Y1	Y1	Y1	Y1	Y1	Y1		
YUV2	Y2	Y2	Y2	Y2	Y2	Y2		
YUV3	Y3	Y3	Y3	Y3	Y3	Y3		
YUV4	Y4	Y4	Y4	Y4	Y4	Y4		
YUV5	Y5	Y5	Y5	Y5	Y5	Y5		
YUV6	Y6	Y6	Y6	Y6	Y6	Y6		
YUV7 (MSB)	Y7	Y7	Y7	Y7	Y7	Y7		
UV0 (LSB)	U0	V0	U0	V0	U0	V0		
UV1	U1	V1	U1	V1	U1	V1		
UV2	U2	V2	U2	V2	U2	V2		
UV3	U3	V3	U3	V3	U3	V3		
UV4	U4	V4	U4	V4	U4	V4		
UV5	U5	V5	U5	V5	U5	V5		
UV6	U6	V6	U6	V6	U6	V6		
UV7 (MSB)	U7	V7	U7	V7	U7	V7		
Y data	0	1	2	3	4	5		
UV data	0	0	2	2	4	4		

Table 4: Pixel byte sequence of 4 : 2 : 2

YUV-to-RGB digital-to-analog converter

Table 5:	Pixel byte se	quence o	f 4 : 1 : 1					
Input	Pixel k	oyte sequ	ence of 4	:1:1				
YUV0	Y0	Y0	Y0	Y0	Y0	Y0	Y0	Y0
YUV1	Y1	Y1	Y1	Y1	Y1	Y1	Y1	Y1
YUV2	Y2	Y2	Y2	Y2	Y2	Y2	Y2	Y2
YUV3	Y3	Y3	Y3	Y3	Y3	Y3	Y3	Y3
YUV4	Y4	Y4	Y4	Y4	Y4	Y4	Y4	Y4
YUV5	Y5	Y5	Y5	Y5	Y5	Y5	Y5	Y5
YUV6	Y6	Y6	Y6	Y6	Y6	Y6	Y6	Y6
YUV7	Y7	Y7	Y7	Y7	Y7	Y7	Y7	Y7
UV0	Х	Х	Х	Х	Х	Х	Х	Х
UV1	Х	Х	Х	Х	Х	Х	Х	Х
UV2	Х	Х	Х	Х	Х	Х	Х	Х
UV3	Х	Х	Х	Х	Х	Х	Х	Х
UV4	V6	V4	V2	V0	V6	V4	V2	V0
UV5	V7	V5	V3	V1	V7	V5	V3	V1
UV6	U6	U4	U2	U0	U6	U4	U2	U0
UV7	U7	U5	U3	U1	U7	U5	U3	U1
Y data	0	1	2	3	4	5	6	7
UV data	0	0	0	0	4	4	4	4

Table 6:Pixel byte sequence of 2 : 1 : 1

Input	Pixel byte sequence of 2 : 1 : 1								
YUV0	U0	Y0	V0	Y0	U0	Y0	V0	Y0	
YUV1	U1	Y1	V1	Y1	U1	Y1	V1	Y1	
YUV2	U2	Y2	V2	Y2	U2	Y2	V2	Y2	
YUV3	U3	Y3	V3	Y3	U3	Y3	V3	Y3	
YUV4	U4	Y4	V4	Y4	U4	Y4	V4	Y4	
YUV5	U5	Y5	V5	Y5	U5	Y5	V5	Y5	
YUV6	U6	Y6	V6	Y6	U6	Y6	V6	Y6	
YUV7	U7	Y7	V7	Y7	U7	Y7	V7	Y7	
Y data	Х	0	Х	2	Х	4	Х	6	
UV data	0	Х	0	Х	4	Х	4	Х	

Table 7: Pixel byte sequence of 5 : 6 : 5

	· ·							
Input	Pixel byte sequer	Pixel byte sequence of RGB 5 : 6 : 5						
UV7	G0	G0	G0	G0				
UV6	R4	R4	R4	R4				
UV5	R3	R3	R3	R3				
UV4	R2	R2	R2	R2				
UV3	R1	R1	R1	R1				
UV2	R0	R0	R0	R0				
UV1	G5	G5	G5	G5				

YUV-to-RGB digital-to-analog converter

Table 7:	Pixel byte sequer	nce of 5 : 6 : 5com	tinued					
Input	Pixel byte	Pixel byte sequence of RGB 5 : 6 : 5						
UV0	G4	G4	G4	G4				
YUV7	G3	G3	G3	G3				
YUV6	G2	G2	G2	G2				
YUV5	G1	G1	G1	G1				
YUV4	B4	B4	B4	B4				
YUV3	B3	B3	B3	B3				
YUV2	B2	B2	B2	B2				
YUV1	B1	B1	B1	B1				
YUV0	B0	B0	B0	B0				
RGB data	ı 0	1	2	3				

For RGB 5 : 6 : 5 video inputs, the video data are just directly bypassed to triple DACs.

The input video data can be selected to either twos complement (I^2C -bus bit DRP = 0) or binary offset (I^2C -bus bit DRP = 1). The video input format is selected by I^2C -bus bits FMTC[1:0].

The rising edge of HREF input defines the start of active video data. When HREF is inactive, the video output will be blanked.

7.1.2 YUV-to-RGB matrix

The matrix converts YUV data, in accordance with ITU-R BT.601, to RGB data with approximately 1.5 LSB deviation to the theoretical values for 8-bit resolution.

7.1.3 Triple 8-bit DACs

Three identical DACs for R, G and B video outputs are designed with voltage-drive architecture to provide high-speed operation of up to 66 MHz conversion data rate. Pin $C_REF(H)$ is provided to allow for one external de-coupling capacitor to be connected between the internal reference voltage source and ground.

7.2 Analog mixers and keying control

The analog mixers are controlled to switch between the outputs from the video DACs and analog RGB inputs by a keying signal. The analog RGB inputs need to interface with analog mixers in the way of DC-coupling, also these RGB inputs are limited to RGB signals without a sync level pedestal. The keying control can be enabled by setting I²C-bus bit KEN = 1. Two kinds of keying are possible to generate: one is external key (from EXTKEY pin when KMOD[2:0] are all logic 0), and the other is the internal pixel colour key (when KMOD[2:0] are not all logic 0) generated by comparing the input pixel data with the internal I²C-bus register value KD[7:0]. Controlled by KMOD[2:0] bits, there are 4 ways to compare the pixel data (see Table 8).

YUV-to-RGB digital-to-analog converter

Table 8: KMOD[2:0]		
KMOD[2:0]	Pixel type	Remark
100	8-bit pixel	pseudo colour mode
101	2×8 -bit pixel	high colour mode 1 with pixels given at both rising and falling edges of PCLK
110	2×8 -bit pixel	high colour mode 2 with pixels given only at rising edges of PCLK
111	3×8 -bit pixel	true colour mode

Since only one control register KD[7:0] provides the data value for pixel data comparison, when at 2×8 -bit or 3×8 -bit pixel input modes, it is presumed that all input bytes (lower, middle or higher) of each pixel must be the same as KD[7:0] in order to make graphics colour key active.

The polarity of EXTKEY can be selected with KINV. With KINV = 0, EXTKEY = HIGH switches analog mixers to select DAC outputs. Before the internal keying signal switches the analog multiplexers, it can be further delayed up to 7 PCLK cycles with the control bits KDLY[2:0].

7.3 Voltage output amplifiers

Before the analog input enters the analog mixers, it passes through voltage output amplifiers. Level shifters are used internally to provide an offset of 0.2 V and an amplifier gain of 2 for analog inputs to match with the output levels from DACs. After buffering with voltage output amplifiers, the final RGB outputs can drive a 150 Ω load directly (25 Ω internal resistor, 47 Ω external serial resistor, and 75 Ω load resistor) at the monitor side (see Figure 9).

The output voltage level of DAC ranges from the lowest level 0.2 V (zero code) to the highest level 1.82 V (all one code).

With the digital input YUV video data in accordance with ITU-R BT.601, the RGB output of 8-bit DAC actually ranges from the 16th step (black) to the 235th step (white). Therefore, after the voltage divider with external serial resistor and monitor load resistor, the output voltage range to a monitor is approximately 0.7 V (p-p).

7.4 I²C-bus control

Only one control byte is needed for the SAF7167AHW. The I²C-bus format is shown in Table 9.

Table 9: I²C-bus format

S [1]	SLAVE ADDRESS 2	A [3]	SUBADDRESS ^[4]	A [3]	DATA ^[5]	A [3]	P <u>[6]</u>

- [1] S = START condition.
- [2] SLAVE ADDRESS = 1011 111X; X = R/W control bit. X = 0: order to write. X = 1: order to read (not used for SAF7167AHW).
- [3] A = acknowledge; generated by the slave.
- [4] SUBADDRESS = subaddress byte.
- [5] DATA = data byte.
- [6] P = STOP condition.

YUV-to-RGB digital-to-analog converter

Subaddress	D7	D6	D5	D4	D3	D2	D1	D0	
00	KMOD2	KMOD1	KMOD0	DRP	KEN	KINV	FMTC1	FMTC	
01	0	0	0	0	0	KDLY2	KDLY1	KDLY0	
02	KD7	KD6	KD5	KD4	KD3	KD2	KD1	KD0	
	it functior		byte; <u>Table</u>	e note 1 a	nd <u>Table</u>	note 2			
Bit		Descrip							
FMTC[1:0]			rmat contro						
			UV 4 : 2 : 2						
		01: Y	UV 4 : 1 : 1						
		10: Y	UV 2 : 1 : 1	/ITU-R B	T.656				
		11: R	GB 5 : 6 : 5	5					
KINV		key pola	arity:						
		KINV = 0: pin EXTKEY = HIGH for analog mixer to select DAC							
		outpu							
			= 1: pin EX inputs	(TKEY =	HIGH for a	nalog mixe	r to select a	analog	
KEN		key enable:							
		0 = disable							
		1 = er	nable						
DRP		UV input data code:							
		0 = twos complement							
			nary offset						
KMOD[2:0]		keying r	node:						
		000: 6	external key	/					
		100: 8	3-bit pixel c	olour key					
		101: 2×8 -bit pixel colour key (with two-edge clock latching for pixinput)						g for pixe	
		110: 2×8 -bit pixel colour key (with one-edge clock latching for p input)						g for pixe	
		111: 3×8 -bit pixel colour key (with one-edge clock latching for pix input)							
		all oth	er combina	ations are	reserved				
		added k	eving dela	cycles (f	rom 0 to 7	PCLK cycl	es)		
KDLY[2:0]		auueu k	eying delay				(3)		

[1] All I²C-bus control bits are initialized to logic 0 after RES_N is activated.

[2] PCLK should be active in any event to allow for correct operation of I²C-bus programming.

YUV-to-RGB digital-to-analog converter

8. Limiting values

Table 12: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All ground pins and all supply pins connected together.

Symbol	Parameter	Conditions	Mi	n Max	Unit
V _{DDD}	digital supply voltage		-0.	5 +7.0	V
V _{DDA}	analog supply voltage		-0.	5 +7.0	V
V _{I(D)}	digital input voltage		-0.	5 +7.0	V
V _{I(A)}	analog input voltage		-0.	5 +7.0	V
V _{diff}	voltage difference between V_{SS} pins		-	100	mV
T _{stg}	storage temperature		-6	5 +150	°C
T _{amb}	ambient temperature		-40) +85	°C
V _{esd}	electrostatic discharge voltage:				
	human body model		<u>[1]</u> -	±2000	V
	machine model		[2] _	±200	V

[1] Class 2 according to EIA/JESD22-114-B.

[2] Class B according to EIA/JESD22-115-A.

9. Thermal characteristics

Table 13: Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	34 <mark>[1]</mark>	K/W

[1] The overall R_{th(j-a)} value can vary depending on the board layout. To minimize the effective R_{th(j-a)} all power and ground pins must be connected to the power and ground layers directly. An ample copper area direct under the SAF7167AHW with a number of through-hole plating, which connect to the ground layer (four-layer board: second layer), can also reduce the effective R_{th(j-a)}. Please do not use any solder-stop varnish under the chip. In addition the usage of soldering glue with a high thermal conductance after curing is recommended.

10. Static characteristics

Table 14: Static characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{DDD}	digital supply voltage		4.75	5.0	5.25	V
V _{DDA}	analog supply voltage		4.75	5.0	5.25	V
I _{DD(tot)}	total supply current	f _{clk} = 27 MHz	-	130	-	mA
V _{IH(SDA)}	HIGH-level input voltage on pin SDA		3	-	V _{DDD} + 0.5	V
V _{IL(SDA)}	LOW-level input voltage on pin SDA		-0.5	-	+1.5	V
V _{IH}	HIGH-level digital input voltage		2	-	-	V
V _{IL}	LOW-level digital input voltage		-	-	0.8	V
Vi	full-scale analog RGB at input pins		-	0.7	-	V

9397 750 12667

YUV-to-RGB digital-to-analog converter

Table 14: Static characteristics ...continued

 $T_{amb} = -40 \circ C$ to +85 $\circ C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vo	full-scale analog RGB at output pins	with 125 Ω external load	1.250	1.375	1.500	V
DNL	differential non-linearity error of video output		-	-	1	LSB
INL	integral non-linearity error of video output		-	-	1	LSB

11. Dynamic characteristics

Table 15: Dynamic characteristics

Tomb =	<i>−40</i> ° <i>C</i> to	+85 °C.	
' amo —	10 0 10	,00 0.	

VCLKvideo clock rate66MHz δ duty factor of VCLK405060%PCLK405060%PCLKpixel clock rate:77.5MHz 2×8 -bit pixel colour key; mode 1see Figure 550MHz 2×8 -bit pixel colour key; mode 2see Figure 680MHz 3×8 -bit pixel colour key; mode 2see Figure 777.5MHz δ duty factor of PCLK405060% δ duty factor of PCLK405060% δ digital input set-up time to VCLK rising edge2ns δ_{sul}^{1} digital input set-up time to VCLK rising edge2ns t_{su2} digital input set-up time to PCLK rising edge4.2ns t_{su2} digital input hold time to PCLK falling edge-1ns t_{su3} digital input hold time to PCLK falling edge-1ns t_{su3} digital input hold time to PCLK falling edge-1ns t_{su3} digital input bold time to PCLK falling edge-1ns t_{su3} digital input bold time to PCLK falling edge-1ns t_{su3} digital input bold time to PCLK falling edge-1ns t_{su3} digital i		°C to +85 °C.						
felk video clock rate - - - 66 MHz δ duty factor of VCLK 40 50 60 % PCLK pixel clock rate: - - 77.5 MHz 2 × 8-bit pixel colour key; mode 1 see Figure 5 - - 60 % 2 × 8-bit pixel colour key; mode 2 see Figure 6 - - 80 MHz 3 × 8-bit pixel colour key; mode 2 see Figure 7 - - 77.5 MHz 3 × 8-bit pixel colour key see Figure 7 - - 77.5 MHz 3 × 8-bit pixel colour key see Figure 7 - - 77.5 MHz 3 × 8-bit pixel colour key see Figure 8 - 0 50 60 % fgu1 digital input set-up time to VCLK rising edge 40 50 60 % ns fsu2 digital input hold time to PCLK failing edge 4.2 - ns ns fsu3 digital input hold ti	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
δ duty factor of VCLK 40 50 60 % PCLK pixel clock rate:	VCLK							
PCLK pixel clock rate: state	f _{clk}	video clock rate			-	-	66	MHz
fdik pixel clock rate: 8-bit pixel colour key see Figure 4 - - 77.5 MHz 2 × 8-bit pixel colour key; mode 1 see Figure 6 - - 800 MHz 2 × 8-bit pixel colour key; mode 2 see Figure 6 - - 800 MHz 3 × 8-bit pixel colour key see Figure 7 - - 77.5 MHz 4 digital input set-up time to VCLK rising edge 400 500 600 % tsu1 digital input set-up time to VCLK rising edge 2 - . ns tsu2 digital input set-up time to PCLK rising edge 4.2 . . ns tsu2 digital input set-up time to PCLK rising edge 4.2 . . ns tsu2 digital input set-up time to PCLK rising edge 4.2 . . ns tsu3 digital input set-up time to PCLK falling edge - . . . ns tsu3 digital input set-up time to PCLK falling edge . . .	δ	duty factor of VCLK			40	50	60	%
$ \frac{8}{4} \\ \frac{8}{2} \\ \frac{1}{2} \\ \frac{8}{2} \\ \frac{8}{2} \\ \frac{1}{2} \\ \frac{8}{2} \\ \frac{8}{2} \\ \frac{1}{2} \\ \frac{1}{2} \\ \frac{8}{2} \\ \frac{1}{2} \\ 1$	PCLK							
1 = 0 + pixel colour key; mode 1 see Figure 5 - 50 MHz 2 × 8-bit pixel colour key; mode 2 see Figure 6 - 50 MHz 3 × 8-bit pixel colour key; mode 2 see Figure 7 - 7 5 MHz 3 × 8-bit pixel colour key see Figure 7 - 40 50 60 % 4uty factor of PCLK 40 50 60 % ns set figure 1 figital input set-up time to VCLK rising edge 2 - ns ns tsu2 digital input set-up time to VCLK rising edge 4.2 - ns ns tsu2 digital input hold time to PCLK rising edge 4.2 - ns ns tsu3 digital input hold time to PCLK falling edge 4.2 - ns ns tsu3 digital input hold time to PCLK falling edge - - ns ns tsu3 digital input hold time to PCLK falling edge - - ns ns tsu3 digital input hold time to PCLK falling edge	f _{clk}	pixel clock rate:						
$\frac{2 \times 8 \text{-bit pixel colour key; mode 2}}{3 \times 8 \text{-bit pixel colour key; mode 2}} \text{ see Figure 6} - 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0$		8-bit pixel colour key	see <mark>Figure 4</mark>		-	-	77.5	MHz
$\frac{1}{3 \times 8 - bit pixel colour key} see Figure 7 77.5 MHz$ $\delta duty factor of PCLK = 40 50 60 \%$ $f_{su1} digital input set-up time to VCLK rising edge = 2 - \ ns$ $digital input set-up time to VCLK rising edge = 2 - \ ns$ $digital input set-up time to PCLK rising edge = 2 - \ ns$ $digital input set-up time to PCLK rising edge = 4.2 - \ ns$ $digital input set-up time to PCLK rising edge = 4.2 - \ ns$ $digital input set-up time to PCLK falling = -1 - \ ns$ $digital input hold time to PCLK falling = -1 - \ ns$ $digital input hold time to PCLK falling = -1 - \ ns$ $digital input set-up time to PCLK falling = -1 - \ ns$ $digital input hold time to product see Figure 8 - \ 20T_{VCLK} + t_{PD} - \ ns$ $digital input hold time to product see Figure 8 - \ 20T_{VCLK} + t_{PD} - \ ns$ $digital input hold time see Figure 8 - \ 3.5 - \ ns$ $digital input hold time see Figure 8 - $		2×8 -bit pixel colour key; mode 1	see Figure 5		-	-	50	MHz
δ duty factor of PCLK 40 50 60 % tsu1 digital input set-up time to VCLK rising edge 3 - - ns th1 digital input set-up time to VCLK rising edge 2 - - ns tsu2 digital input set-up time to PCLK rising edge 2 - - ns tsu2 digital input set-up time to PCLK rising edge 4.2 - - ns tsu3 edge - - ns - ns tsu2 digital input set-up time to PCLK rising edge 4.2 - - ns tsu3 edge - - ns - ns tsu3 digital input hold time to PCLK falling edge -1 - - ns tsw switching time between video DAC outputs and analog inputs - 15 ns Tgroup everall group delay from digital video input mode see Figure 8 - 20T _{VCLK} + t _{PD} - ns RGB video input mode see Figure 8<		2×8 -bit pixel colour key; mode 2	see <mark>Figure 6</mark>		-	-	80	MHz
tsu1digital input set-up time to VCLK rising edge3nstsu2digital input hold time to VCLK rising edge2nstsu2digital input set-up time to PCLK rising edge0nstsu2digital input hold time to PCLK rising edge4.2nstsu3digital input set-up time to PCLK falling edge-1nstsu3digital input hold time to PCLK falling edge-1nstsu3digital input hold time to PCLK falling edge-1nstha3digital input hold time to PCLK falling edge6nstswswitching time between video DAC outputs and analog inputs1115nsTgroupoverall group delay from digital video inputs to analog outputs:see Figure 8- $20T_{VCLK} + t_{PD}$ -nstr<		3×8 -bit pixel colour key	see Figure 7		-	-	77.5	MHz
edge 2 - - ns tsu2 digital input hold time to VCLK rising edge 0 - ns tsu2 digital input set-up time to PCLK rising edge 0 - ns th2 digital input hold time to PCLK rising edge 4.2 - ns tsu3 digital input hold time to PCLK falling edge -1 - ns tsu3 digital input hold time to PCLK falling edge -1 - ns tsu3 digital input hold time to PCLK falling edge -1 - ns tsu3 digital input hold time to PCLK falling edge -1 - ns tsw switching time between video DAC outputs and analog inputs 1 - - ns Tgroup overall group delay from digital video inputs to analog outputs: 1 - 15 ns Tgroup overall group delay from digital video input mode see Figure 8 - 20T _{VCLK} + t _{PD} - ns tr DAC analog output rise time see Figure 8 - 3.5 -	δ	duty factor of PCLK			40	50	60	%
truedigital input set-up time to PCLK rising edge0nsth_2digital input hold time to PCLK rising edge4.2nstsu3digital input set-up time to PCLK falling edge-1nstsu3digital input hold time to PCLK falling edge-1nsth_3digital input hold time to PCLK falling edge6nstswswitching time between video DAC outputs and analog inputs[1]15nsTgroup inputs to analog outputs:overall group delay from digital video inputs to analog outputs:see Figure 8-20T_VCLK + tPD-nsTgroup RGB video input modesee Figure 8-12T_VCLK + tPD-nstr<	t _{su1}				3	-	-	ns
edgeedge4.2nstsu3digital input hold time to PCLK rising edge-1nstsu3digital input set-up time to PCLK falling edge-1nsth3digital input hold time to PCLK falling edge6nstswswitching time between video DAC outputs and analog inputs[1]15nsTgroup Moutputs to analog outputs:see Figure 8-20T _{VCLK} + tPD-nsYUV video input modesee Figure 8-12T _{VCLK} + tPD-nstr<	t _{h1}	digital input hold time to VCLK rising edge			2	-	-	ns
InitialOffer POffer POffer Ptsu3digital input set-up time to PCLK falling edge-1nstn3digital input hold time to PCLK falling edge6nstswswitching time between video DAC outputs and analog inputs115nsTgroup (put s to analog outputs:01115nsYUV video input modesee Figure 8-20T _{VCLK} + tPD-nsRGB video input modesee Figure 8-12T _{VCLK} + tPD-nstrDAC analog output fall timesee Figure 82-3.5-nstsDAC analog output settling timesee Figure 82-3.5-nstsDAC analog output settling timesee Figure 83-16.5-ns	t _{su2}				0	-	-	ns
adgeadjust and particular through a structure of the through a structure of through a structure of the through a structure of through a structure of the through a structure of through a structure of through a structure of the through a structure of the through a structure of through a structure of through a structure of through a structure of the structure of the through a structure of the through	t _{h2}	digital input hold time to PCLK rising edge			4.2	-	-	ns
edgeedgetswswitching time between video DAC outputs and analog inputs[1]15nsTgroupoverall group delay from digital video inputs to analog outputs:See Figure 8-20T_VCLK + tPD-nsYUV video input modesee Figure 8-20T_VCLK + tPD-nsRGB video input modesee Figure 8-12T_VCLK + tPD-nstrDAC analog output rise timesee Figure 8[2]-3.5-nstsDAC analog output settling timesee Figure 8[3]-16.5-ns	t _{su3}				–1	-	-	ns
outputs and analog inputs Tgroup overall group delay from digital video inputs to analog outputs: YUV video input mode see Figure 8 - 20T _{VCLK} + t _{PD} - ns RGB video input mode see Figure 8 - 12T _{VCLK} + t _{PD} - ns tr DAC analog output rise time see Figure 8 [2] - 3.5 - ns tf DAC analog output fall time see Figure 8 [2] - 3.5 - ns ts DAC analog output settling time see Figure 8 [3] - 16.5 - ns	t _{h3}				6	-	-	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{sw}			<u>[1]</u>	-	-	15	ns
RGB video input modesee Figure 8- $12T_{VCLK} + t_{PD}$ -nstrDAC analog output rise timesee Figure 8[2]- 3.5 -nstfDAC analog output fall timesee Figure 8[2]- 3.5 -nstsDAC analog output settling timesee Figure 8[3]- 16.5 -ns	T _{group}							
trDAC analog output rise timesee Figure 8[2]-3.5-nstfDAC analog output fall timesee Figure 8[2]-3.5-nstsDAC analog output settling timesee Figure 8[3]-16.5-ns		YUV video input mode	see Figure 8		-	20T _{VCLK} + t _{PD}	-	ns
t_f DAC analog output fall timesee Figure 8[2]-3.5-ns t_s DAC analog output settling timesee Figure 8[3]-16.5-ns		RGB video input mode	see Figure 8		-	12T _{VCLK} + t _{PD}	-	ns
t _s DAC analog output settling time see Figure 8 ^[3] - 16.5 - ns	t _r	DAC analog output rise time	see Figure 8	[2]	-	3.5	-	ns
	t _f	DAC analog output fall time	see Figure 8	[2]	-	3.5	-	ns
t _{PD} DAC analog output propagation delay see Figure 8 4 - 20 - ns	t _s	DAC analog output settling time	see Figure 8	[3]	-	16.5	-	ns
	t _{PD}	DAC analog output propagation delay	see Figure 8	[4]	-	20	-	ns

SAF7167AHW

YUV-to-RGB digital-to-analog converter

Table 15: Dynamic characteristics ...continued

 $T_{amb} = -40 \circ C$ to +85 $\circ C$.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Analog ou	tputs from analog inputs					
G _v	voltage gain		-	2.0	-	
В	bandwidth	at –3 dB	160	-	-	MHz
SR	slew rate		100	110	-	V/µs

[1] Switching time measured from the 50 % point of the EXTKEY transition edge to the 50 % point of the selected analog output transition.

[2] DAC output rise and fall times measured between the 10 % and 90 % points of full-scale transition.

[3] DAC settling time measured from the 50 % point of full-scale transition to the output remaining within ±1 LSB.

[4] DAC analog output propagation delay measured from the 50 % point of the rising edge of VCLK to the 50 % point of full-scale transition.



YUV-to-RGB digital-to-analog converter







Fig 6. Pixel data input timing; 2 × 8-bit pixel colour key; mode 2.



SAF7167AHW

YUV-to-RGB digital-to-analog converter



12. Application information



SAF7167AHW

YUV-to-RGB digital-to-analog converter

13. Package outline



Fig 10. Package outline diagram.

YUV-to-RGB digital-to-analog converter

14. Soldering

14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;

9397 750 12667

YUV-to-RGB digital-to-analog converter

- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 $^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^\circ C$ and 320 $^\circ C.$

14.5 Package related soldering information

Table 16:	Suitability of surface mount IC packages for wave and reflow soldering method	ds
-----------	---	----

Package [1]	Soldering method			
	Wave	Reflow ^[2]		
BGA, HTSSONT ^[3] , LBGA, LFBGA, SQFP, SSOPT ^[3] , TFBGA, USON, VFBGA	not suitable	suitable		
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ^[4]	suitable		
PLCC ^[5] , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ^{[5] [6]}	suitable		
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable		
CWQCCNL ^[8] , PMFP ^[9] , WQCCNL ^[8]	not suitable	not suitable		

 For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

YUV-to-RGB digital-to-analog converter

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

YUV-to-RGB digital-to-analog converter

15. Revision history

Table 17: Revision	history				
Document ID	Release date	Data sheet status	Change notice	Order number	Supersedes
SAF7167AHW_1	20040629	Product data	-	9397 750 12667	-

YUV-to-RGB digital-to-analog converter

16. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

20. Contact information

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

19. Licenses

Purchase of Philips I²C-bus components



Purchase of Philips I²C-bus components conveys a license under the Philips' I²C-bus patent to use the components in the I²C-bus system provided the system conforms to the I²C-bus specification defined by Koninklijke Philips Electronics N.V. This specification can be ordered using the code 9398 393 40011.

For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

SAF7167AHW

YUV-to-RGB digital-to-analog converter

21. Contents

1	General description 1
2	Features 1
3	Quick reference data 1
4	Ordering information 2
5	Block diagram 2
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 3
7	Functional description 5
7.1	Video data path
7.1.1 7.1.2	Re-formatter 5 YUV-to-RGB matrix 7
7.1.2	Triple 8-bit DACs
7.2	Analog mixers and keying control
7.3	Voltage output amplifiers
7.4	I ² C-bus control
8	Limiting values 10
9	Thermal characteristics
5	
J 10	Static characteristics
-	
10	Static characteristics 10
10 11	Static characteristics10Dynamic characteristics11
10 11 12	Static characteristics10Dynamic characteristics11Application information14
10 11 12 13	Static characteristics10Dynamic characteristics11Application information14Package outline15
10 11 12 13 14 14.1	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount packages16
10 11 12 13 14 14.1 14.2	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16
10 11 12 13 14 14.1 14.2 14.3	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16
10 11 12 13 14 14.1 14.2 14.3 14.4	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17
10 11 12 13 14 14.1 14.2 14.3 14.4 14.5	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17Package related soldering information17
10 11 12 13 14 14.1 14.2 14.3 14.4 14.5 15	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17Package related soldering information17Revision history19
10 11 12 13 14 14.1 14.2 14.3 14.4 14.5 15 16	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17Package related soldering information17Revision history19Data sheet status20
10 11 12 13 14 14.1 14.2 14.3 14.4 14.5 15 16 17	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17Package related soldering information17Revision history19Data sheet status20Definitions20
10 11 12 13 14 14.1 14.2 14.3 14.5 15 16 17 18	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17Package related soldering information17Revision history19Data sheet status20Definitions20Disclaimers20
10 11 12 13 14 14.1 14.2 14.3 14.4 14.5 15 16 17	Static characteristics10Dynamic characteristics11Application information14Package outline15Soldering16Introduction to soldering surface mount16packages16Reflow soldering16Wave soldering16Manual soldering17Package related soldering information17Revision history19Data sheet status20Definitions20



© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Published in The Netherlands

Date of release: 29 June 2004 Document order number: 9397 750 12667