

HIGH-SPEED 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 7.5/9/12ns (max.)
 - Industrial: 9ns (max.)
- Low-power operation
 - IDT709389L Active: 1.2W (typ.)
 - Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via
- the FT/PIPE pins

 Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
 - 4ns setup to clock and Ons hold on all control, data, and address inputs
 - Data input, address, and control registers
- Fast 7.5ns clock to data out in the Pipelined output mode
- Self-timed write allows fast cycle time
- 12ns cycle time, 83MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package



Functional Block Diagram

JANUARY 2009

IDT709389L

High-Speed 64K x 18 Synchronous Pipelined Dual-Port Static RAM

Description

The IDT709389 is a high-speed 64K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709389 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{CE}o$ and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 1.2W of power.



Pin Configurations^(1,2,3)

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	\overline{CE} OR, CE1R	Chip Enables
R/WL	R/Wr	Read/Write Enable
OEL	ŌĒr	Output Enable
Aol - A15l	A0r - A15r	Address
I/O0L - I/O17L	I/O0r - I/O17r	Data Input/Output
CLKL	CLKr	Clock
ŪBL	ŪBR	Upper Byte Select
LB L	LB R	Lower Byte Select
ĀDĪSL	ADSR	Address Strobe
		Counter Enable
		Counter Reset
FT/PIPEL	FT /PIPER	Flow-Through/Pipeline
V	сс	Power
G	ND	Ground

4844 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	Ē₽	CE1	ŪB	LB	R/W	Upper Byte I/O9-17	Lower Byte I/O0-8	Mode
Х	Ŷ	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	\uparrow	Х	L	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	Ŷ	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	Ŷ	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	Ŷ	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	Ŷ	L	Н	Ц	L	L	DATAIN	DATAIN	Write to Both Bytes
L	Ŷ	L	Н	Ц	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Ŷ	L	Н	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Ŷ	L	Н	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Н	Х	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled

NOTES: 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. \overrightarrow{ADS} , \overrightarrow{CNTEN} , \overrightarrow{CNTRST} = X.

3. OE is an asynchronous input signal.

4844 tbl 02

IDT709389L High-Speed 64K x 18 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Truth Table II—Address Counter Control^(1,2,6)

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	Mode			
Х	Х	0	Ŷ	Х	Х	L	Dvo(0)	Counter Reset to Address 0			
An	Х	An	\uparrow	L ⁽⁴⁾	Х	Н	DVO(n)	External Address Utilized			
An	Ар	Ар	\uparrow	Н	Н	Н	Dvo(p)	External Address Blocked—Counter Disabled (Ap reused)			
Х	Ар	Ap + 1	\uparrow	Н	L ⁽⁵⁾	Н	DI/O(p+1)	Counter Enable—Internal Address Generation			

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_{0} , \overline{LB} , \overline{UB} , and \overline{OE} = VIL; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. ADS is independent of all other signals including CE0, CE1, UB and LB.

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.

6. While an external address is being loaded ($\overline{ADS} = V_{IL}$), $R/\overline{W} = V_{IH}$ is recommended to ensure data is not written arbitrarily.

Recommended OperatingRecommerTemperature and Supply VoltageConditions

Grade	Ambient Temperature ⁽²⁾	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			4844 tbl 04

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0 ⁽¹⁾	V
Vil	Input Low Voltage	-0.5 ⁽²⁾	_	0.8	V

NOTES:

1. VTERM must not exceed Vcc + 10%.

2. VIL \geq -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
Ιουτ	DC Output Current	50	mA
NOTEC			4844 tbl 06

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit				
Cin	Input Capacitance	VIN = 3dV	9	pF				
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF				
4844 tbl 0								

NOTES:

 These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

4844 tbl 03

4844 tbl 05

Industrial and Commercial Temperature Ranges

4844 tbl 08

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			7093		
Symbol	Parameter	Test Conditions	Min.	Мах.	Unit
Lu	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, V $_{\rm I\!N}$ = 0V to Vcc		5	μA
llo	Output Leakage Current	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{CC}$		5	μA
Vol	Output Low Voltage	Iol = +4mA		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	-	V

NOTE:

1. At Vcc \leq 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ (Vcc = $5V \pm 10\%$)

						7093 Com'l	89L7 Only	7093 Coi & I	m'l	70938 Com'l		
Parameter	Test Condition	Versie	on	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Unit		
Dynamic Operating Current	CEL and CER= VIL Outputs Disabled	COM'L	L	275	465	250	400	230	355	mA		
(Both Ports Active)	$f = fMAX^{(1)}$	IND	L		_	300	430		_			
Standby Current	$\overline{CE}_{L} = \overline{CE}_{R} = VH$	COM'L	L	95	150	80	135	70	110	mA		
Level Inputs)	I = IMAX ⁽¹⁾	IND	L			95	160					
ISB2 Standby Current (One Port - TTL Level Inputs)	ne Port - TTL $\overline{CE}^{"B"} = V H^{(3)}$	COM'L	L	200	295	175	275	150	240	mA		
		IND	L			195	295					
Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA		
CMOS Level Inputs)	$V = \frac{V_{CC} - 0.2V}{V_{N} \ge V_{CC} - 0.2V}$ or $V = \frac{V_{CC} - 0.2V}{V_{N} \le 0.2V}, f = 0^{(2)}$	IND	L			0.5	6.0					
Full Standby Current	$\overline{CE}^{"}A^{"} \leq 0.2V$ and	COM'L	L	190	290	170	270	140	225	mA		
CMOS Level Inputs)	One Port - CE"B" > VCC - 0.2V ⁽⁵⁾	IND	L			190	290					
	Dynamic Operating Current (Both Ports Active) Standby Current (Both Ports - TTL Level Inputs) Standby Current (One Port - TTL Level Inputs) Full Standby Current (Both Ports - CMOS Level Inputs) Full Standby Current (One Port -	Dynamic Operating Current (Both Ports Active) \overline{CE}_{E} and $\overline{CE}_{R} = VIL$ Outputs Disabled $f = fmAX^{(1)}$ Standby Current (Both Ports - TTL Level Inputs) $\overline{CE}_{E} = \overline{CE}_{R} = VIH$ $f = fmAX^{(1)}$ Standby Current (One Port - TTL Level Inputs) $\overline{CE}_{B}^{E} = VIL$ and $\overline{CE}_{B}^{E} = VIH^{(3)}$ Active Port Outputs Disabled, f=fmAX^{(1)}Full Standby Current (Both Ports - CMOS Level Inputs)Both Ports CER and $\overline{CE}_{B}^{E} \ge VCc - 0.2V$ $VN \ge Vcc - 0.2V$ or $VN \ge 0.2V$, $f = 0^{(2)}$ Full Standby Current (One Port - CMOS Level Inputs) $\overline{CE}_{B}^{E} \cong VCc - 0.2V$ or $VN \ge Vcc - 0.2V$ or $VN \ge 0.2V$, $f = 0^{(2)}$	Dynamic Operating Current (Both Ports Active) \overline{CE}_{L} and $\overline{CE}_{R} = V_{IL}$ Outputs Disabled $f = fMAX^{(1)}$ $\overline{COM'L}$ Standby Current (Both Ports - TTL Level Inputs) $\overline{CE}_{L} = \overline{CE}_{R} = V_{IH}$ 	Dynamic Operating Current (Both Ports Active) \overline{CE}_{E} and $\overline{CE}_{R} = V_{IL}$ Outputs Disabled $f = fMAX^{(1)}$ $\overline{COM'L}$ LStandby Current (Both Ports - TTL Level Inputs) $\overline{CE}_{E} = \overline{CE}_{R} = V_{IH}$ $f = fMAX^{(1)}$ $\overline{COM'L}$ LStandby Current (One Port - TTL Level Inputs) $\overline{CE}_{E}^{E}A^* = V_{IL}$ and $\overline{CE}^{E}A^* = V_{IL}$ and $\overline{CE}^{E}B^* = V_{IH}^{(3)}$ Active Port Outputs Disabled, f=fMAX^{(1)} $\overline{COM'L}$ LFull Standby Current (Both Ports - CMOS Level Inputs) \overline{Both} Ports CER and $\overline{CE}_{E} \ge V_{CC} - 0.2V$ or $V_{N} \le 0.2V$, $f = 0^{(2)}$ $\overline{COM'L}$ LFull Standby Current (One Port - CMOS Level Inputs) $\overline{CE}_{E}A^* \le 0.2V$ and $\overline{CE}B^* \ge V_{CC} - 0.2V^{(5)}$ $V_{N} \ge V_{CC} - 0.2V$ or $V_{N} \ge V_{C} - 0.2V$ or $V_{N} \le 0.2V$, Active Port L	$ \begin{array}{c c} \mbox{Dynamic Operating} \\ \mbox{Current} \\ \mbox{(Both Ports Active)} \end{array} & \hline \overline{CE}L and \overline{CE}R= VIL \\ \mbox{Outputs Disabled} \\ \mbox{f} = fMAX^{(1)} \\ \hline IND L \\ \hline IND \\ \hline IND L \\ \hline IND \\ \hline \hline IND \\ \hline IND \\ \hline IND \\ \hline IND \\ \hline $	$ \begin{array}{c c} \mbox{Dynamic Operating} \\ \mbox{Current} \\ \mbox{(Both Ports Active)} \end{array} & \hline \begin{tabular}{c} \hline \hline CEL and \hline CER = VIL \\ \mbox{Outputs Disabled} \\ \mbox{f = fMAX}^{(1)} \end{array} & \hline \begin{tabular}{c} \hline COM'L & L & 275 & 465 \\ \hline \mbox{IND} & L & & \\ \hline \mbox{IND} & L & 95 & 150 \\ \hline \mbox{IND} & L & 95 & 150 \\ \hline \mbox{IND} & L & 95 & 150 \\ \hline \mbox{IND} & L & & \\ \hline \end{tabular} \\ \end{tabular} \\$	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \hline \text{Dynamic Operating}\\ \text{Current}\\ (Both Ports Active) \end{array} & \hline \overrightarrow{\text{CEL}} \text{ and } \overline{\text{CE}}\text{R}= \text{VL}\\ Outputs \text{ Disabled}\\ f= \text{ fMAx}^{(1)} \end{array} & \hline \text{IND} \text{L} & \begin{array}{c} 1 & - & - & 300 \end{array} \\ \hline \text{IND} \text{L} & 1 & - & - & 300 \end{array} \\ \hline \text{IND} \text{Ports Active} \end{array} & \hline \overrightarrow{\text{CEL}} = \overline{\text{CER}} = \text{VH}\\ f= \text{ fMAx}^{(1)} \end{array} & \hline \overrightarrow{\text{COM'L}} \text{L} & 95 & 150 & 80 \end{array} \\ \hline \text{IND} \text{L} & 1 & - & - & 95 \end{array} \\ \hline \text{Standby Current}\\ (Both Ports - TTL \\ \text{Level Inputs} \end{array} & \hline \overrightarrow{\text{CE}}^{\text{CE}}\text{A}^{\text{a}} = \text{VIL and}\\ \hline \overrightarrow{\text{CP}}^{\text{CP}}\text{B}^{\text{a}} = \text{VIL}^{(0)} \\ \hline \text{Active Port Outputs} \\ \text{Level Inputs} \end{array} & \hline \overrightarrow{\text{CE}}^{\text{c}}\text{A}^{\text{c}} = \text{VIL}^{(0)} \\ \hline \text{Active Port Outputs} \\ \text{Disabled, } f= \begin{array}{c} \text{Femal} \text{MAx}^{(1)} \end{array} & \hline \begin{array}{c} \text{COM'L} \text{L} & 200 & 295 \end{array} & 175 \end{array} \\ \hline \text{IND} \text{L} & - & - & 95 \end{array} \\ \hline \text{Full Standby Current}\\ \text{(Both Ports -} \\ \text{CMOS Level Inputs} \end{array} & \hline \begin{array}{c} \text{Both Ports CER and} \\ \hline \overrightarrow{\text{CE}} \text{B}^{\text{c}} \leq 0.2 \text{V or} \\ \hline \text{VN} \geq \text{VCC} - 0.2 \text{V} \\ \text{VN} \geq \text{VCC} - 0.2 \text{V} \\ \hline \text{ND} \text{L} \end{array} & \hline \begin{array}{c} \text{OM'L} \text{L} & 0.5 & 3.0 \\ \hline \text{IND} \text{L} \end{array} & \hline \begin{array}{c} \text{OM'L} \text{L} \end{array} & 0.5 \end{array} \\ \hline \text{Full Standby Current} \\ (\text{One Port -} \\ \hline \text{CMOS Level Inputs} \end{array} & \hline \begin{array}{c} \hline \overrightarrow{\text{CE}} \text{A}^{\text{c}} \leq 0.2 \text{V and} \\ \hline \overrightarrow{\text{CMOS Level Inputs}} \end{array} & \hline \begin{array}{c} \hline \overrightarrow{\text{CE}} \text{A}^{\text{c}} \leq 0.2 \text{V or} \\ \hline \text{VN} \geq \text{VCC} - 0.2 \text{V} \text{Or} \\ \hline \text{VN} \geq \text{VCC} - 0.2 \text{V or} \\ \hline \text{VN} \geq \text{VCC} - 0.2 \text{V or} \\ \hline \text{VN} \geq \text{VCC} - 0.2 \text{V or} \\ \hline \text{VN} \geq \text{VCC} - 0.2 \text{V or} \\ \hline \text{IND} \text{L} \end{array} & \begin{array}{c} 190 \\ \hline \text{290} \end{array} & \begin{array}{c} 170 \\ 170 \end{array} \end{array}$	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \hline \mbox{Operating}\\ \mbox{Current}\\ \mbox{(Both Ports Active)} \end{array} \end{array} & \begin{array}{c} \hline \mbox{CE} \mbox{I} & \mbox{Outputs Disabled}\\ \mbox{f} = \mbox{fMAX}^{(1)} \end{array} & \begin{array}{c} \hline \mbox{COM'L} & \mbox{L} \end{array} & \begin{array}{c} \mbox{275} \end{array} & \begin{array}{c} 465 \end{array} & \begin{array}{c} 250 \end{array} & \begin{array}{c} 400 \end{array} \\ \hline \mbox{Mod} \mbox{Mod} \end{array} \\ \hline \mbox{IND} \mbox{L} \end{array} & \begin{array}{c} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

- 4. Vcc = 5V, TA = 25° C for Typ, and are not production tested. Icc pc(f=0) = 150mA (Typ).
- 5. $CEx = VIL \text{ means } \overline{CE}OX = VIL \text{ and } CE1X = VIH$
 - CEx = VIH means \overline{CE}_{0x} = VIH or CE1x = VIL
 - $CEx \le 0.2V$ means $\overline{CE}ox \le 0.2V$ and $CE1x \ge Vcc 0.2V$
 - $CEx \geq Vcc$ 0.2V means $\overline{CE}\textsc{ox} \geq Vcc$ 0.2V or $CE1x \leq 0.2V$
 - "X" represents "L" for left port or "R" for right port.

IDT709389L High-Speed 64K x 18 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

5У

893Ω

5pF*

4844 drw 05

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4844 tbl 10



4844 drw 04

Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcкLz, tcкHz, toLz, and toHz). *Including scope and jig.

 $347\Omega \leq$

DATAOUT



Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ (Vcc = $5V \pm 10\%$, TA = 0°C to +70°C)

			389L7 'I Only	Co	89L9 m'l Ind	7093 Com		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽²⁾	22		25		30		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	12		15	_	20		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	7.5		12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	7.5		12		12		ns
tcн2	Clock High Time (Pipelined) ⁽²⁾	5		6	—	8		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	5	_	6	_	8		ns
tR	Clock Rise Time		3		3		3	ns
tr	Clock Fall Time		3		3		3	ns
tsa	Address Setup Time	4		4		4		ns
tha	Address Hold Time	0		1		1		ns
tsc	Chip Enable Setup Time	4		4		4		ns
tнc	Chip Enable Hold Time	0		1		1		ns
tsв	Byte Enable Setup Time	4		4		4		ns
tнв	Byte Enable Hold Time	0		1		1		ns
tsw	R/W Setup Time	4		4		4		ns
tHW	R/W Hold Time	0		1		1		ns
tsp	Input Data Setup Time	4		4		4		ns
thd	Input Data Hold Time	0		1		1		ns
tsad	ADS Setup Time	4		4		4		ns
thad	ADS Hold Time	0		1		1		ns
tscn	CNTEN Setup Time	4		4		4		ns
thon	CNTEN Hold Time	0		1		1		ns
İ SRST	CNTRST Setup Time	4		4		4		ns
thrst	CNTRST Hold Time	0		1		1		ns
toe	Output Enable to Data Valid		9		12		12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		18		20		25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		7.5		9		12	ns
tDC	Data Output Hold After Clock High	2		2	—	2	—	ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tCKLZ	Clock High to Output Low-Z ⁽¹⁾	2		2		2		ns
Port-to-Port D	Delay	•	-	•	-			-
tCWDD	Write Port Clock High to Read Data Delay		28		35		40	ns
tccs	Clock-to-Clock Setup Time		10		15	1	15	ns

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcvc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcvc1, tcp1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

toe -

4844 drw 07

Timing Waveform of Read Cycle for Flow-Through Output (**FT**/PIPE"x" = VIL)^(3,7) tCYC1 tCH1 tCL1 CLK \overline{CE}_0 tsc tsc tHC (4) CE1 $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ tsB R/W tsw tSA ADDRESS⁽⁵⁾ An An + 1 An + 2 An + 3 **t**DC tCD **tCKHZ** Qn + 1 Qn + 2 Qn DATAOUT - tCKLZ (1)_ tonz⁽¹⁾ tDC toLZ⁽¹⁾ $\overline{OE}^{(2)}$

Timing Waveform of Read Cycle for Pipelined Operation $(FT/PIPE"x" = VIH)^{(3,7)}$



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$, $CE_1 = V_{IL}$, $\overline{UB} = V_{IH}$, or $\overline{LB} = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1. 5. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers
 - are for reference use only.
- 6. If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)



Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709389 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. Transition is measured OmV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \overline{CE}_{0} , \overline{UB} , \overline{LB} , and $\overline{ADS} = VIL$; CE_{1} , \overline{CNTEN} , and $\overline{CNTRST} = VIH$.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾



Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾



Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



 $Timing\,Waveform\,of\,Flow-Through\,Read\,with\,Address\,Counter\,Advance^{(1)}$



- 1. \overline{CE}_{0} , \overline{OE} , \overline{UB} , and $\overline{LB} = V_{IL}$; CE1, R/W, and $\overline{CNTRST} = V_{IH}$.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



NOTES:

1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and $R/\overline{W} = VIL$; CE_1 and $\overline{CNTRST} = VIH$.

- 3. The "Internal Address" is equal to the "External Address" when $\overline{\text{ADS}}$ = VIL and equals the counter output when $\overline{\text{ADS}}$ = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
 Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

^{2.} \overline{CE}_{0} , \overline{UB} , $\overline{LB} = VIL$; $CE_{1} = VIH$.

IDT709389L

High-Speed 64K x 18 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

A Functional Description

The IDT709389 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{CE}_0 = V_{IH}$ or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709389's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE}_0 = V_{IL}$ and CE1 = VIH to reactivate the outputs.

Depth and Width Expansion

The IDT709389 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709389 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



IDT709389L

High-Speed 64K x 18 Synchronous Pipelined Dual-Port Static RAM

Ordering Information



NOTE:

1. Industrial temperature range is available.

For specific speeds, packages and powers contact your sales office.

Datasheet Document History

9/30/99:	Initial Public Release	
11/10/99:	Replaced IDT logo	
12/22/99:	Page 1	Added missing diamond
1/10/01:	Page 4	Changed information in Truth Table II
		Increased storage temperature parameter
		Clarified TA parameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
	Changed ±200mV to 0mV in notes	
	Removed Preliminary status	
10/18/01:	Page 2 Added date revision for pin configuration	
	Page 5 & 7 Added Industrial temp to column heading and values for 9ns speed to DC & AC Electrical Characteristics	
	Page 15 Added Industrial temp offering to 9ns ordering information	
	Page 4, 5 & 7 Removed Industrial temp footnote from all tables	
	Page 1 8	15 Replace тм logo with ® logo
01/29/09:	Page 15 Removed "IDT" from orderable part number	



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.