PERICOM<sup>®</sup>

# PI6CFGL401B

# 4-Output Low Power PCIE Gen 1-2-3 Clock Generator

#### Features

- → 25MHz crystal or reference clock input
- → 100MHz low power HCSL or LVDS compatible outputs
- → PCIe 3.0, 2.0 and 1.0 compliant
- → Selectable spread spectrum of -0.25%, -0.5% and no spread
- → Programmable output amplitude and slew rate
- → Cycle-to-cycle jitter (typ.) ~ 30ps
- → Supply voltage of 3.3V+/-10%
- → Output supply voltage of 1.8V
- ➔ Industrial ambient operating temperature
- → Available in lead-free package: 32-TQFN

#### Description

The PI6CFGL401B is an 4-output very low power clock generator for PCIe Gen1-2-3 applications with integrated output terminations providing Zo=100 $\Omega$ . The device has 4 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off. The device also has one 1.8V LVCMOS REF output.

#### Application

PCIe Gen1-2-3 clock generator



## **Block Diagram**

#### Pin Configuration (32-Pin TQFN)



#### **SMBus Address Selection Table**

	SADR	Address	+ Read/Write Bit
	0	1101000	1/0
State of SADR on first application of CKPWRGD_PD#	1	1101010	1/0

#### **Power Connections**

Pin Number		Description
VDD	GND	Description
4	1	XTAL Analog
5	7	REF Output
9	8, 30	Digital Power
16, 25	15, 26	DIF outputs
21	20	PLL Analog

#### **Power Management Table**

	SMBus OE bit	CI	LKx	REF1.8
CKPWRGD_PD#	SMIDUS OE DI	True O/P	Comp. O/P	KEF1.ð
0	X	Low	Low	Hi-Z <sup>1</sup>
1	1	Running	Running	Running
1	0	Low	Low	Low

#### Note:

1. REF1.8 is Hi-Z until the 1st assertion of CKPWRGD\_PD# high. After this, when CKPWRG\_PD# is low, REF1.8 is Low.

CKEWBCD DD#	$OE(\mathbf{B};r)$	OF (SMD-re hit)	CI	LKx
CKPWRGD_PD#	OE (Pin)	OE (SMBus bit)	True O/P	Comp. O/P
0	X	X	Low	Low
1	0	0	Low	Low
1	0	1	Running	Running
1	1	0	Low	Low
1	1	1	Low	Low

#### **Pin Description**

Pin#	Pin Name	Туре	Description
1	GNDXTAL	Power	GND for XTAL
2	XTAL_IN	Input	Crystal input or Reference Clock input. Nominally 25MHz.
3	XTAL_OUT	Output	Crystal output.
4	VDDXTAL	Power	3.3 Power supply for XTAL.
5	VDDREF1.8	Power	VDD for REF output. nominal 1.8V.
6	SADR/REF1.8	Input/Output	Latch to select SMBus Address/1.8V LVCMOS Ref output.
7	GNDREF	Power	Ground pin for the REF outputs.
8	GNDREF	Power	Ground pin for digital circuitry.
9	VDDDIG3.3	Power	3.3V digital power (dirty power)
9 10	SCLK_3.3		Clock pin of SMBus circuitry, 3.3V tolerant.
		Input	Data pin for SMBus circuitry, 3.3V tolerant.
11	SDATA_3.3	Input/Output	
12	OE0#	Input	Active low input for enabling DIF pair 0. This pin has an internal pull-down.
			1 =disable outputs, 0 = enable outputs
13	CLK0	Output	Differential true clock output
14	CLK0#	Output	Differential Complementary clock output
15	GND	Power	Ground pin.
16	VDDO1.8	Power	Power supply for outputs, nominally 1.8V, range 1.05V~3.3V.
17	OE1#	Input	Active low input for enabling DIF pair 1. This pin has an internal pull-down.
		input	1 =disable outputs, 0 = enable outputs
18	CLK1	Output	Differential true clock output
19	CLK1#	Output	Differential Complementary clock output
20	GNDA	Power	Ground pin for the PLL core.
21	VDDA3.3	Power	3.3V power for the PLL core.
22	CLK2	Output	Differential true clock output.
23	CLK2#	Output	Differential Complementary clock output.
24	OE2#	Input	Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
25	VDDO1.8	Power	Power supply for outputs, nominally 1.8V, range 1.05V~3.3V.
26	GND	Power	Ground pin.
27	CLK3	Output	Differential true clock output
28	CLK3#	Output	Differential Complementary clock output
			Active low input for enabling DIF pair 3. This pin has an internal pull-down.
29	OE3#	Input	1 = disable outputs, 0 = enable outputs
30	GND	Power	Ground pin.
31	CKPWRGD_ PD#	Input	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
32	SS_EN_tri	Input	Latched select input to select spread spectrum amount at initial power up : 1 = -0.5% spread, M = -0.25%, 0 = Spread Off

#### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

	<i>0</i> ,
Supply Voltage to Ground Potential	4.6V
All Inputs and Output	0.5V toV <sub>DD</sub> +0.5V
Ambient Operating Temperature	-40 to +85°C
Storage Temperature	65°C to +150°C
Junction Temperature	
Soldering Temperature	
ESD Protection (Input)	2000V(HBM)

**Note:** Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Electrical Characteristics–Current Consumption**

(T<sub>4</sub> = -40~85°C; VDD = 3.3V +/- 10%; VDDO = 1.8V +/- 10%, See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
I <sub>DDAOP</sub>		VDDA3.3, All outputs active @100MHz			40	mA
I <sub>ddop</sub>	Operating Supply Current <sup>1</sup>	Total power consumption, All outputs active @100MHz			53	mA
I <sub>ddsusp</sub>	Suspend Supply Current <sup>1</sup>	VDDREF1.8, CKPWRGD_PD# = 0, Wake-On- LAN enabled			8	mA
I	Powerdown Current <sup>1,2</sup>	CKPWRGD_PD#=0			1.3	mA

Notes:

1. Guaranteed by design and characterization, not 100% tested in production.

2. Assuming REF is not running in power down state.

# Electrical Characteristics–Differential Output Duty Cycle, Jitter, and Skew Characterisitics

 $(T_{A} = -40 \sim 85^{\circ}C; VDD = 3.3V + /-10\%; VDDO = 1.8V + /-10\%$ , See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
t <sub>DC</sub>	Duty Cycle <sup>1</sup>	Measured differentially, PLL Mode	45		55	%
t <sub>sk3</sub>	Skew, Output to Output <sup>1</sup>	$V_{T} = 50\%$			50	ps
t <sub>jcyc-cyc</sub>	Jitter, Cycle to cycle <sup>1</sup>	PLL mode			50	ps

Notes:

1. Guaranteed by design and characterization, not 100% tested in production.

2. Measured from differential waveform.

# Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating

#### Conditions

(T<sub>A</sub> = -40~85°C; VDD = 3.3V +/- 10%; VDDO = 1.8V +/- 10%, See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
V <sub>DDX</sub>	Supply Voltage <sup>1</sup>	Supply voltage for core, analog	3.0	3.3	3.6	V
V <sub>ddo</sub>	Supply Voltage <sup>1</sup>	Supply voltage outputs	1.05	1.8	3.3	V
T <sub>A</sub>	Ambient Operating Temperature <sup>1</sup>		-40	25	85	°C
V <sub>IH</sub>	Input High Voltage <sup>1</sup>	Single-ended inputs, except SMBus, SS_EN_tri	0.65 V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
V <sub>IM</sub>	Input Mid Voltage <sup>1</sup>	SS_EN_tri	0.4 V <sub>DD</sub>		0.6 V <sub>DD</sub>	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>	Single-ended inputs, except SMBus, SS_EN_tri	-0.3		0.35 V <sub>DD</sub>	V
V <sub>T+</sub>	Schmitt Trigger Postive Going Threshold Voltage <sup>1</sup>	Single-ended inputs, except SS_EN_tri	0.5 V <sub>DD</sub>		0.6 V <sub>DD</sub>	V
V <sub>T-</sub>	Schmitt Trigger Negative Going Threshold Voltage <sup>1</sup>	Single-ended inputs, except SS_EN_tri	0.4 V <sub>DD</sub>		0.5 V <sub>DD</sub>	V
V <sub>H</sub>	Hysteresis Voltage <sup>1</sup>	V <sub>T+</sub> - V <sub>T-</sub>	$0.05 \mathrm{V}_{\mathrm{DD}}$		0.2 V <sub>DD</sub>	V
V <sub>oh</sub>	Output High Voltage <sup>1</sup>	Single-ended outputs, except SMBus. I <sub>OH</sub> = -2mA	V <sub>DD</sub> -0.45			V
V <sub>ol</sub>	Outputt Low Voltage <sup>1</sup>	Single-ended outputs, except SMBus. I <sub>OL</sub> = -2mA			0.45	V
I <sub>IN</sub>		Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$ (exclude XTAL_IN pin)	-5		5	uA
I	Input Current <sup>1</sup>	Single-ended inputs $V_{IN} = 0$ V; Inputs with internal pull-up resistors $V_{IN} = VDD$ ; Inputs with internal pull-down resistors	-200		200	uA
fin	Input Frequency <sup>1</sup>	XTAL, or XTAL_IN	23	25	26	MHz
Lpin	Pin Inductance <sup>1</sup>				7	nH
C <sub>IN</sub>		Control Inputs	1.5		5	pF
Cout	Capacitance <sup>1</sup>	Output pin capacitance			6	pF
t <sub>stab</sub>	Clock output Stabiliza- tion <sup>1, 2</sup>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of CKPWRGD_ PD# to 1st clock		0.6	1	ms
f <sub>modin</sub>	Input SS Modulation Frequency <sup>1</sup>	Allowable Frequency (Triangular Modulation)	30	31.500	33	kHz
t <sub>latoe#</sub>	OE# Latency <sup>1, 3</sup>	CLK start after OE# assertion CLK stop after OE# deassertion	1		3	clocks
t <sub>drvpd</sub>	Tdrive_PD# <sup>1, 3</sup>	CLK output enable after CKPWRGD_PD# de-assertion			300	us

5

All trademarks are property of their respective owners.

# Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions Cont...

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
t <sub>F</sub>	Fall time <sup>1, 2</sup>	Control inputs			5	ns
t <sub>R</sub>	Rise time <sup>1, 2</sup>	Control inputs			5	ns
V <sub>ILSMB</sub>	SMBus Input Low Voltage <sup>1</sup>				0.8	V
V <sub>IHSMB</sub>	SMBus Input High Voltage <sup>1</sup>		2.1		3.6	V
V <sub>OLSMB</sub>	SMBus Output Low Voltage <sup>1</sup>	@ I <sub>pullup</sub>			0.4	V
I	SMBus Sink Current <sup>1</sup>	@ V <sub>0L</sub>	4			mA
V <sub>DDSMB</sub>	Nominal Bus Voltage <sup>1</sup>	3.3V bus voltage	2.7		3.6	V
t <sub>RSMB</sub>	SCLK/SDATA Rise Time <sup>1</sup>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns
t <sub>FSMB</sub>	SCLK/SDATA Fall Time <sup>1</sup>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns
c	SMBus Operating	Maximum SMBus an anoting fas aron av			100	1-T Le
IMAXSMB	Frequency <sup>1, 5</sup>	Maximum SMBus operating frequency			400	kHz

Note:

1. Guaranteed by design and characterization, not 100% tested in production.

2. Control input must be monotonic from 20% to 80% of input swing. Input Frequency Capacitance

3. Time from deassertion until outputs are >200 mV

4. The differential input clock must be running for the SMBus to be active

#### **Electrical Characteristics-CLK 0.7V Low Power HCSL Outputs**

 $(T_A = -40 \sim 85^{\circ}C; VDD = 3.3V + /-10\%; VDDO = 1.8V + /-10\%$ , See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
turf	Classe metal 2.3	Scope averaging on 1.5V/ns setting	0.7	1.4	1.9	V/ns
trf	Slew rate <sup>1, 2, 3</sup>	Scope averaging on 3.0V/ns setting	1.6	2.9	4	V/ns
Δtrf	Slew rate matching <sup>1, 2, 4</sup>	Slew rate matching, Scope averaging on			20	%
V <sub>oh</sub>	Voltage High <sup>1,7</sup>	Statistical measurement on single-ended signal	550		850	mV
V <sub>OL</sub>	Voltage Low <sup>1,7</sup>	using oscilloscope math function. (Scope averaging on)	-150		150	mV
Vmax	Max Voltage <sup>1</sup>	Measurement on single ended signal using			1150	mV
Vmin	Min Voltage <sup>1</sup>	absolute value. (Scope averaging off)	-300			mV
Vswing	Vswing <sup>1, 2, 7</sup>	Scope averaging off	300			mV
Vcross_abs	Crossing Voltage (abs) <sup>1,</sup> <sup>5, 7</sup>	Scope averaging off	250		550	mV
$\Delta$ -Vcross	Crossing Voltage (var) <sup>1, 6</sup>	Scope averaging off			140	mV

Note:

2. Measured from differential waveform

7. At default SMBus settings.

15-0072

<sup>1.</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>3.</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4.</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5.</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6.</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

#### **Electrical Characteristics–Phase Jitter Parameters**

|--|

Symbol	Parameters	Condition	Min.	Туре	INDUSTRY LIMIT	Units
t <sub>jphPCIeG1</sub> <sup>1, 2, 3, 5</sup>		PCIe Gen 1		30	86	ps (p-p)
		PCIe Gen 2 Low Band		0.5	3	ps
<b>t</b> 1, 2, 5	Phase Jitter, PCI Express	10kHz < f < 1.5MHz		0.5	5	(rms)
iphPCIeG2		PCIe Gen 2 High Band		2.2	3.1	ps
		1.5MHz < f < Nyquist (50MHz)		2.2	5.1	(rms)
<b>t</b> 1, 2, 4, 5		PCIe Gen 3				ps
jphPCIeG3		(PLL BW of 2-4MHz, CDR = 10MHz)		0.46	1	(rms)

Notes:

1. Guaranteed by design and characterization, not 100% tested in production.

2. See http://www.pcisig.com for complete specs.

3. Sample size of at least 100k cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

4. Calculated from Intel-supplied Clock Jitter Tool.

5. Applies to all different outputs.

#### **Electrical Characteristics-REF1.8**

 $(T_A = -40 \sim 85^{\circ}C; VDD = 3.3V + -10\%; VDDO = 1.8V + -10\%$ , See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
ppm	Long Accuracy <sup>1, 2</sup>	see Tperiod min-max values		0		ppm
T <sub>period</sub>	Clock period <sup>1, 2</sup>	25 MHz output nominal		40		ns
t <sub>rf1</sub>	Rise/Fall Slew Rate <sup>1, 3</sup>	$V_{OH} = VDD-0.45V, V_{OL} = 0.45V$	0.5		2.5	V/ns
t <sub>DC</sub>	Duty Cycle <sup>1, 4</sup>	V <sub>T</sub> = VDDO/2 V	45		55	%
t <sub>DCD</sub>	Duty Cycle Distortion <sup>1, 5</sup>	$V_{T} = VDDO/2 V$	0		3	%
t <sub>jc-c</sub>	Jitter, cycle to cycle <sup>1, 4</sup>	V <sub>T</sub> = VDDO/2 V			50	ps
t <sub>jdBc1k</sub>	Noise floor <sup>1, 4</sup>	1kHz offset		-141	-120	dBc
t <sub>idBc10k</sub>	Noise floor <sup>1, 4</sup>	10kHz offset to Nyquist		-150	-130	dBc
t <sub>jphREF</sub>	Jitter, phase <sup>1,4</sup>	12kHz to 5MHz		0.46	1	ps (rms)

Notes:

1. Guaranteed by design and characterization, not 100% tested in production.

2. All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF1.8 is trimmed to 25.00 MHz.

3. Typical value occurs when REF1.8 slew rate is set to default value.

4. When driven by a crystal.

5. When driven by an external oscillator via the XTAL\_IN pin. XTALK\_OUT should be floating in this case.



#### **Test Loads**





#### **Alternate Terminations**



#### **Driving LVDS inputs with the PI6CFGL401B**

		Value
Component	Receiver has termination	Receiver does not have termination
R7a, R7b	10Κ Ω	140 Ω
R8a, R8b	5.6K Ω	75 Ω
Cc	0.1 uF	0.1 uF
Vcm	1.2 volts	1.2 volts



#### Serial Data Interface (SMBus)

This part is a slave only device that supports blocks read and block write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer by issuing STOP.

#### **Address Assignment**

Refer to SMBus Address Selection Table.

#### Data Protocol

(Write)

1 bit	8 bits	1	8 bits	1	8 bits	1	8 bits	1	8 bits	1	1 bit
Start bit	Slave Addr: D4	ACK	Register offset	Ack	Byte Count=N	Ack	Data Byte 0	Ack	 Data Byte N-1	Ack	Stop bit

(Read)

1 bit	8 bits	1	8 bits	1	1	8 bits	1	8 bits	1	8 bits	1	8 bits	1	1 bit
Start bit	Slave Addr: D4	Ack	Register offset	Ack	Reneat	Slave Addr: D5	Ack	Byte Count=N	Ack	Data Byte 0	Ack	 Data Byte N-1	NOT Ack	Stop bit

Note:

1. Register offset for indicating the starting register for indexed block write and indexed block read. Byte Count in write mode cannot be 0.

BYTE 0											
Bit	Name	<b>Control Function</b>	Туре	0	1	Default					
7	Reserved					1					
6	Reserved					1					
5	Reserved					1					
4	Reserved					1					
3	OE3	Output Enable	RW	Low	Enabled	1					
2	OE3	Output Enable	RW	Low	Enabled	1					
1	OE2	Output Enable	RW	Low	Enabled	1					
0	OE0	Output Enable	RW	Low	Enabled	1					

#### SMBus Table: SS Readback and Vhigh Control Register

ВҮТ	TE 1						
Bit	Name	Control Function	Туре	0	1	Default	
7	SSENRB1	SS Enable Readback Bit1	R	00' for SS_EN_tri = 0,	00' for SS_EN_tri = 0, '01' for SS_EN_tri = 'M',		
6	SSENRB0	SS Enable Readback Bit0	R	'11 for SS_EN_tri = '1'		Latch	
5	SSEN_SWCNTRL	Enable SW control of SS	RW	SS control locked Values in B1[4:3] control SS amount.		0	
4	SSENSW1	SS Enable Software Ctl Bit1	$RW^1$	00' = SS Off, '01' = -0.2	5% SS,	0	
3	SSENSW0	SS Enable Software Ctl Bit0	$RW^1$	'10' = Reserved, '11'= -0	).5% SS	0	
2	Reserved					1	
1	AMPLITUDE 1		RW	00 = 0.6 V	01 = 0.7 V	1	
0	AMPLITUDE 0	Controls Output Amplitude	RW	10= 0.8V	11 = 0.9 V	0	

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

# SMBus Table: CLK Slew Rate Control Register

BYT	'E 2					
Bit	Name	Control Function	Туре	0	1	Default
7	Reserved					1
6	Reserved					1
5	Reserved					1
4	Reserved					1
3	SLEWRATESEL CLK3	Adjust Slew Rate of CLK3	RW	2.0V/ns	3.0V/ns	1
2	SLEWRATESEL CLK2	Adjust Slew Rate of CLK2	RW	2.0V/ns	3.0V/ns	1
1	SLEWRATESEL CLK1	Adjust Slew Rate of CLK1	RW	2.0V/ns	3.0V/ns	1
0	SLEWRATESEL CLK0	Adjust Slew Rate of CLK0	RW	2.0V/ns	3.0V/ns	1

### SMBus Table: REF Control Register

BYTE 3									
Bit	Name	<b>Control Function</b>	Туре	0	1	Default			
7	DEP 1.0		RW	00 = 0.9V/ns	01 =1.3V/ns	0			
6		Slew Rate Control	RW	10 = 1.6V/ns	11 = 1.8V/ns	1			
5	REF 1.8 Power Down Function	Wake-on-Lan Enable for REF 1.8	RW	REF 1.8 does not run in Power Down	REF 1.8 runs in Power Down	0			
4	REF 1.8 OE	REF 1.8 Output Enable	RW	Low	Enabled	1			
3	Reserved					1			
2	Reserved								
1	Reserved					1			
0	Reserved					1			

### Byte 4 is reserved and reads back 'hFF'.

#### **SMBus Table: Revision and Vendor ID Register**

BYT	BYTE 5									
Bit	Name	<b>Control Function</b>	Туре	0	1	Default				
7	RID3		R			0				
6	RID2	Devision ID	R	1		0				
5	RID1	Revision ID	R	-A rev = 000	A = 0000					
4	RID0		R			0				
3	VID3		R			0				
2	VID2		R			0				
1	VID1	VENDOR ID	R			0				
0	VID0		R			0				

# SMBus Table: Device Type/Device ID

BYI	<b>TE 6</b>					
Bit	Name	<b>Control Function</b>	Туре	0	1	Default
7	Device Type1	Denies Thene	$R \qquad 00 = FGV, 01 = DBV,$		0	
6	Device Type0	Device Type	R	10 = DMV, 11= Res	0	
5	Device ID5		R		0	
4	Device ID4		R			0
3	Device ID3		R	0001001: 0	4.1	0
2	Device ID2	Device ID	R	-000100 binary or 0	1	
1	Device ID1		R		0	
0	Device ID0		R		0	

#### SMBus Table: Byte Count Register

BYTE 7							
Bit	Name	<b>Control Function</b>	Туре	0	1	Default	
7	Reserved					0	
6	Reserved					0	
5	Reserved					0	
4	Reserved					0	
3	Reserved					0	
2	Reserved					0	
1	Reserved					0	
0	Reserved					0	

### **Application Notes**

#### Crystal circuit connection

The following diagram shows crystal circuit connection with a parallel crystal. For the CL=18pF crystal, it is suggested to use C1= 27pF, C2= 27pF. C1 and C2 can be adjusted to fine tune to the target ppm of crystal oscillator according to different board layouts.

### **Crystal Oscillator Circuit**



## **Recommended Crystal Specification**

#### Pericom recommends:

- a) FL2500047, SMD 3.2X2.5(4P), 25MHz, CL=18pF, +/-20ppm, http://www.pericom.com/pdf/datasheets/se/FL.pdf
- b) FY2500091, SMD 5x3.2(4P), 25MHz, CL=18pF, +/-30ppm, http://www.pericom.com/pdf/datasheets/se/FY\_F9.pdf

#### **Thermal Characteristics**

Symbol	Parameters	Condition	Min.	Туре	Max.	Units
θJA	Thermal Resistance Junction to Ambient	Still air		44.7		°C/W
θJA	Thermal Resistance Junction to Case			21.7		°C/W

All trademarks are property of their respective owners.

# Packaging Mechanical: 32-Pin TQFN (ZH)



11-0147

Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

#### Ordering Information<sup>(1-3)</sup>

Ordering Code	Package Code	Description
PI6CFGL401BZHIE	ZH	32-contact, Thin Quad Flat No-Lead (TQFN)
PI6CFGL401BZHIEX	ZH	32-contact, Thin Quad Flat No-Lead (TQFN), Tape & Reel

#### Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

15-0072

- 2. E = Pb-free and Green
- 3. Adding an X suffix = Tape/Reel

#### Pericom Semiconductor Corporation • 1-800-435-2336

14