# 

## PRELIMINARY

## ICS840022

## FEMTOCLOCKS™ CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

## **GENERAL DESCRIPTION**



The ICS840022 is a Gigabit Ethernet Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from IDT. The ICS840022 uses a 25MHz crystal to synthesize 125MHz or 62.5MHz. The ICS840022 has

excellent phase jitter performance, over the 1.875MHz – 20MHz integration range. The ICS840022 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

## **F**EATURES

- One LVCMOS/LVTTL output,  $7\Omega$  output impedence
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 125MHz or 62.5MHz (selectable)
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.55ps (typical)
- RMS phase noise at 125MHz:

<u>Offset</u>	Noise Power
100Hz	106.3 dBc/Hz
1kHz	126.3 dBc/Hz
10kHz	131.7 dBc/Hz
100kHz	130.8 dBc/Hz

- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

**PIN ASSIGNMENT** 

• Industrial temperature information available upon request

FUNCTION TABLE

Inputs	Output Frequencies	
FREQ_SEL	(with a 25MHz crystal)	
0	125MHz	
1	62.5MHz	

# BLOCK DIAGRAM



The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	V <sub>dda</sub>	Power		Analog supply pin.
2	OE	Input	Pullup	Output enable pin. When HIGH, Q0 output is enabled. When LOW, forces Q0 to HiZ state. LVCMOS/LVTTL interface levels.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6	GND	Power		Power supply ground.
7	Q	Output		Single-ended clock output. LVCMOS/LVTTL interface levels. $7\Omega$ output impedence.
8	V <sub>DD</sub>	Power		Core supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>DD</sub> , V <sub>DDA</sub> = 3.465V		TBD		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub>	Output Impedance			7		Ω

#### TABLE 3. CONROL FUNCTION TABLE

Control Inputs	Output
OE	Q
0	Hi-Z
1	Active

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{DD}$	4.6V
Inputs, V <sub>I</sub>	-0.5V to V_{_{\rm DD}} + 0.5 V
Outputs, V <sub>o</sub>	-0.5V to $V_{DD}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	101.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

#### TABLE 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			45		mA
I <sub>DDA</sub>	Analog Supply Current			8		

#### TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
	Input Ligh Current	OE	$V_{DD} = V_{IN} = 3.465V$			5	μA
Чн	Input High Current	FREQ_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Input Low Current	OE	$V_{_{DD}} = 3.465 V, V_{_{IN}} = 0 V$	-150			μA
I <sub>IL</sub>	Input Low Current	FREQ_SEL	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μA
V <sub>OH</sub>	Output High Voltage; NOTE 1			2.6			V
V <sub>ol</sub>	Output Low Voltage	; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50  $\Omega$  to V\_{\_{DD}}/2. See Parameter Measurement Information Section, "3.3V Output Load Test Circuit".

#### TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta		
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

#### Table 6. AC Characteristics, $V_{_{DD}}=V_{_{DDA}}=3.3V\pm5\%,$ Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
£				125		MHz
OUT	Output Frequency			62.5		MHz
4::+(0)		125MHz, (Intergration Range: 1.875MHz - 20MHz)		0.55		ps
<i>t</i> jit(Ø)	RMS Phase Jitter; NOTE 1	62.5MHz, (Intergration Range: 1.875MHz - 20MHz)		0.50		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		350		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plot.



4

# **PARAMETER MEASUREMENT INFORMATION**



5

# **APPLICATION** INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840022 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$  and  $V_{DDA}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 $\Omega$  resistor along with a 10 $\mu$ F and a .01 $\mu$ F bypass capacitor should be connected to each  $V_{DDA}$  pin.



FIGURE 1. POWER SUPPLY FILTERING

#### **RECOMMENDATIONS FOR UNUSED INPUT PINS**

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **CRYSTAL INPUT INTERFACE**

The ICS840022 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.



FIGURE 2. CRYSTAL INPUT INTERFACE

### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .



FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

#### **APPLICATION SCHEMATIC**

*Figure 4A* shows a schematic example of the ICS840022. An example of LVCMOS termination is shown in this schematic. Additional LVCMOS termination approaches are shown in the LVCMOS Termination Application Note. In this example, an 18pF parallel resonant 25MHz crystal is used for generating 125MHz

output frequency. The C1 = 22pF and C2pF = 33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.



FIGURE 4A. ICS840022 SCHEMATIC EXAMPLE

#### PC BOARD LAYOUT EXAMPLE

*Figure 4B* shows an example of ICS840022 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in

FIGURE 4B. ICS840022 PC BOARD LAYOUT EXAMPLE

the *Table 7*. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.

Reference	Size
C1, C2	0402
C3	0805
C4, C5	0603
R1, R2, R3	0603

NOTE: Table 7, lists component sizes shown in this layout example.

8

# **R**ELIABILITY INFORMATION

# Table 7. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

$\theta_{JA}$ by Velocity (Meters per Second)							
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 101.7°C/W	<b>1</b> 90.5°C/W	<b>2.5</b> 89.8°C/W				

#### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP



TABLE	8.	PACKAGE	DIMENSIONS
-------	----	---------	------------

SYMBOL	Millimeters		
	Minimum	Maximum	
N	8		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
с	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840022AG	0022A	8 lead TSSOP	tube	0°C to 70°C
ICS840022AGT	0022A	8 lead TSSOP	2500 tape & reel	0°C to 70°C
ICS840022AGLF	022AL	8 lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS840022AGLFT	022AL	8 lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## Innovate with IDT and accelerate your future networks. Contact:



#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA