



IQS7222B DATASHEET

20 Channel Mutual / 8 Channel Self- Capacitive Touch and Proximity Controller with I²C communications interface, configurable GPIOs and low power options

1 Device Overview

The IQS7222B ProxFusion[®] IC is a sensor fusion device for various multi-button applications. The sensor is fully I²C compatible and on-chip calculations enable the IC to respond effectively even in lowest power modes.

1.1 Main Features

- > Highly flexible ProxFusion® device
- > 9 (QFN) / 8 (WLCSP) external sensor pad connections
- Configure up to 20 Mutual capacitance buttons,18 mutual capacitance buttons with proximity wake-up function or up to 8 self-capacitance buttonsⁱ
- > Built-in basic functions:
 - Automatic tuning
 - Noise filtering
 - Debounce & hysteresis
 - Dual direction trigger indication
- > Design simplicity
 - PC Software for debugging and obtaining optimal settings and performance
 - One-time programmable settings for custom power-on IC configuration
 - Auto-run from programmed settings for simplified integration
- > Automated system power modes for optimal response vs consumption
- > I²C communication interface with IRQ/RDY(up to fast plus -1MHz)
- > Event and streaming modes
- > Customizable user interface due to programmable memory
- > Small packages
 - WLCSP18 (1.62 x 1.62 x 0.5 mm) interleaved 0.4mm x 0.6mm ball pitch
 - QFN20 (3 x 3 x 0.5 mm) 0.4mm pitch

1.2 Applications

- > Remote Control User Interface
- > Home Automation Device User Interface
- > Wireless Speaker Controls



WLCSP18 & QFN20 package Representation only



ⁱWLCSP18 package has 1 less external pad connection and the maximum amount of buttons that can be configured is 18 buttons or 16 buttons with a wake-up function



1.3 Block Diagram



Figure 1.1: Functional Block Diagramⁱ

ⁱWLCSP18 packages do not have a CRx4 and combines GPIO and GPIO3





Contents

1	Devic 1.1 1.2 1.3	Applicati	ew atures ons agram															1
2	Hardv 2.1 2.2 2.3 2.4 2.5	QFN20 F Pin Attrib Signal De	nection 8 Pin Diagram Pin Diagram . Jutes escriptions e Schematic	· · · · · ·	· · · · · ·	 	•••	 	 	 	 	· · · ·	 	· · · ·		 	· ·	5 6 7
3	Electr 3.1 3.2 3.3 3.4	Absolute Recomm ESD Rat	acteristics Maximum Rat ended Operat ing	ing Condit	tions		· · ·	· ·	· ·	· ·	· · ·	· ·	· ·	· ·		 	· ·	10 11
4	Timin 4.1 4.2 4.3 4.4 4.5	Reset Le MCLR Pi Miscellar Digital I/(itching Chara vels n Levels and (neous Timings O Characteristi acteristics	Characteri cs	stics	 	•••	· · · ·	· · · ·	 	 	· · · ·	 	· · · ·	•	· ·	· ·	12 12 13
5	ProxF 5.1 5.2 5.3 5.4 5.5 5.6	Low Pow Count Va 5.3.1 Reference 5.4.1 Automati 5.6.1 5.6.2	odule re Channels . er Options Max Count . e Value/Long- Reseed c Tuning Imple c Re-ATI Description . Conditions for ATI Error	Term Aver	rage (LTA . (ATI) . . activate	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	 . .<	· · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · ·	· · · · · · · · · · · · · ·		· · · · · · · · · · · ·	· · · · · · · · · · · ·	14 14 14 14 15 15 15
6	Sensi 6.1 6.2	Count Fi	s neout ter IIR Filter															16
7	Hardv 7.1 7.2	Reset . 7.2.1	ngs Transfer Freque Reset Indication Software Reset	 on			•••	· ·	· ·	 	 	· ·	· ·	· ·	-	· ·	 	17 17

8 Additional Features

18





	8.1 8.2 8.3 8.4	Setup Defaults	18 18 18 18
9	I²C In 9.1 9.2 9.3 9.4	I ² C Module Specification I I ² C Address I I ² C Address I I ³ C Compatibility I Memory Map Addressing I 9.4.1 8-bit Address 9.4.2 Extended 16-bit Address	19 19 19 19 19 19
	9.5 9.6 9.7 9.8 9.9 9.10	Data I ² C Timeout I ² C Timeout Terminate Communication Terminate Communication Invalid Communications Return Invalid Communications Return Invalid Communications Return I ² C Interface Invalid Communications Return 9.10.1 I ² C Streaming 9.10.2 I ² C Event Mode	20 21 21 21 21 21 21 21 22
	9.11 9.12	9.10.3I²C Stream in Touch ModeEvent Mode Communication9.11.1Events9.11.2Force CommunicationProgram Flow Diagram	22 22 22 22 23
10	I ² C M	emory Map - Register Descriptions	24
11	Imple 11.1		29 29 29
		11.1.1Power Supply Decoupling	29 30
12	Orde 12.1 12.2	11.1.2 VREG VREG 11.1.3 WLCSP Light Sensitivity VREG ring Information VREG	
	12.1 12.2	11.1.2 VREG 11.1.3 WLCSP Light Sensitivity ring Information Ordering Code Top Marking 12.2.1 WLCSP18 Package 12.2.2 QFN20 Package Marking Option 1	30 31 31 31 31 31
13	12.1 12.2 Packa 13.1 13.2 13.3 13.4 13.5	11.1.2 VREG 11.1.3 WLCSP Light Sensitivity ring Information Ordering Code Top Marking 12.2.1 WLCSP18 Package 12.2.2 QFN20 Package Marking Option 1 12.2.3 QFN20 Package Marking Option 2 age Specification Package Outline Description – QFN20 Package Outline Description – WLCSP18 Tape and Reel Specifications Moisture Sensitivity Levels	30 31 31 31 31 32 33 33 34 35 36
13 A	12.1 12.2 Packa 13.1 13.2 13.3 13.4 13.5 Memo	11.1.2 VREG 11.1.3 WLCSP Light Sensitivity ring Information Ordering Code Top Marking 12.2.1 WLCSP18 Package 12.2.2 QFN20 Package Marking Option 1 12.2.3 QFN20 Package Marking Option 2 age Specification Package Outline Description – QFN20 Package Outline Description – WLCSP18 Tape and Reel Specifications Moisture Sensitivity Levels Reflow Specifications	 30 31 31 31 31 32 33 34 35 36 36





2 Hardware Connection

2.1 WLCSP18 Pin Diagrams

Table 2.1: 18-pin WLCSP18 Package



2.2 QFN20 Pin Diagram

Table 2.2: 20-pin QFN Package (Top View)

	Pin no.	Signal name	Pin no.	Signal name
	1	VDD	11	CRx6/CTx6
	2	VREGD	12	CRx7/CTx7
1 15	3	VSS	13	CTx8
	4	VREGA	14	CTx9/GPIO0
2 14	5	CRx0/CTx0	15	CTx10/GPIO3
	6	CRx1/CTx1	16	CTx11/GPIO4
3	7	CRx2/CTx2	17	RDY/GPIO5
	8	CRx3/CTx3	18	SCL/GPIO2
4 12	9	CRx4/CTx4	19	SDA/GPIO1
	10	CRx5/CTx5	20	MCLR/GPIO6
5				
	Area name	Signal name		
6 7 8 9 10	TAB ⁱⁱ	Thermal pad (floating)		





2.3 Pin Attributes

Table 2.3: Pin Attributes

Pin no.		Signal name	Signal type	Buffer type	Power source
WLCSP18	QFN20				
C5	1	VDD	Power	Power	N/A
E5	2	VREGD	Power	Power	N/A
D4	3	VSS	Power	Power	N/A
G5	4	VREGA	Power	Power	N/A
F4	5	CRx0/CTx0	Analog		VREGA
E3	6	CRx1/CTx1	Analog		VREGA
D2	7	CRx2/CTx2	Analog		VREGA
G3	8	CRx3/CTx3	Analog		VREGA
-	9	CRx4/CTx4	Analog		VREGA
F2	10	CRx5/CTx5	Analog		VREGA
E1	11	CRx6/CTx6	Analog		VREGA
G1	12	CRx7/CTx7	Analog		VREGA
C1	13	CTx8	Analog		VREGA
A1	14	CTx9/GPIO0	Prox/Digital		VREGA/VDD
B4	19	SDA/GPIO1	Digital		VDD
A3	18	SCL/GPIO2	Digital		VDD
A1	15	CTx10/GPIO3	Prox/Digital		VREGA/VDD
B2	16	CTx11/GPIO4	Prox/Digital		VREGA/VDD
C3	17	RDY/GPIO5	Digital		VDD
A5	20	MCLR/GPIO6	Digital		VDD

ⁱPlease note that CTx9/GPIO0 and CTx10/GPIO3 are connected together in the WLCSP18 package ⁱⁱIt is recommended to connect the thermal pad (TAB) to VSS.



2.4 Signal Descriptions

Table 2.4: Signal Descriptions

Function	Signal name	Pin	no.	Pin type ⁱⁱⁱ	Description
		WLCSP18	QFN20		
	CRx0/CTx0	F4	5	IO	
	CRx1/CTx1	E3	6	IO	
	CRx2/CTx2	D2	7	IO	
	CRx3/CTx3	G3	8	IO	ProxFusion [®] channel
	CRx4/CTx4	-	9	IO	
ProxFusion [®]	CRx5/CTx5	F2	10	IO	
1 10/1 03/011	CRx6/CTx6	E1	11	IO	
	CRx7/CTx7	G1	12	IO	
	CTx8	C1	13	0	CTx8 pad
	CTx9/GPIO0	A1	14	IO	CTx9/GPIO0 pad
	CTx10/GPIO3	A1	15	IO	CTx10/GPIO3 pad
	CTx11/GPIO4	B2	16	IO	CTx11/GPIO4 pad
	RDY/GPIO5	C3	17	0	RDY/GPIO5 pad
GPIO	MCLR/GPIO6	A5	20	IO	Active pull-up, 200k resistor to VDD. Pulled low during POR, and MCLR function enabled by default. VPP input for OTP.
l ² C	SDA/GPIO1	B4	19	IO	I ² C Data
10	SCL/GPIO2	A3	18	IO	I ² C clock
	VDD	C5	1	Р	Power supply input voltage
Davier	VREGD	E5	2	Р	Internal regulated supply output for digital domain
Power	VSS	D4	3	Р	Analog/Digital Ground
	VREGA	G5	4	Р	Internal regulated supply output for analog domain

ⁱⁱⁱPin Types: I = Input, O = Output, IO = Input or Output, P = Power





2.5 Reference Schematic



Figure 2.1: 18 Button Mutual Capacitance Reference Schematic



Figure 2.2: 20 Button Mutual Capacitance Reference Schematic





Figure 2.3: 8 Button Self Capacitance Reference Schematic



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3.1: Absolute Maximum Ratings

	Min	Max	Unit
Voltage applied at VDD pin to VSS	1.71	3.5	V
Voltage applied to any ProxFusion® pin	-0.3	VREGA	V
Voltage applied to any other pin (referenced to VSS)	-0.3	VDD + 0.3 (3.5 V max)	V
Storage temperature, T _{stg}	-40	85	°C

3.2 Recommended Operating Conditions

Table 3.2: Recommended Operating Conditions

Recommended	operating conditions	Min	Nom	Max	Unit
	Supply voltage applied at VDD pin:				
VDD	F _{OSC} = 14 MHz	1.71		3.5	V
	F _{OSC} = 18 MHz	2.2		3.5	
	Internal regulated supply output for analog domain:				N/
VREGA	F _{OSC} = 14 MHz	1.49	1.53	1.57	V
	F _{OSC} = 18 MHz	1.49	1.53	1.57	
	Internal regulated supply output for digital domain:				
VREGD	F _{OSC} = 14 MHz	1.56	1.59	1.64	V
	F _{OSC} = 18 MHz	1.75	1.8	1.85	
VSS	Supply voltage applied at VSS pin		0		V
T _A	Operating free-air temperature	-40	25	85	°C
C _{VDD}	Recommended capacitor at VDD	2×C _{VREGA}	3×C _{VREGA}		μF
C _{VREGA}	Recommended external buffer capacitor at VREGA, ESR \leq 200 m Ω	2	4.7	10	μF
C _{VREGD}	Recommended external buffer capacitor at VREGD, ESR \leq 200 m Ω	2	4.7	10	μF
Cx _{SELF-VSS}	Maximum capacitance between ground and all external electrodes on all ProxFusion [®] blocks (self-capacitance mode)	1	-	400 ⁱ	pF
Cm _{CTx-CRx}	Capacitance between Receiving and Transmitting electrodes on all ProxFusion [®] blocks (mutual-cap mode)	0.2	-	9 ⁱ	pF
Cp _{CRx-VSS-1M}	Maximum capacitance between ground and all external electrodes on all ProxFusion [®] blocks (mutual-capacitance mode @f _{xfer} = 1 MHz)			100 ⁱ	pF
Cp _{CRx-VSS-4M}	Maximum capacitance between ground and all external electrodes on all ProxFusion [®] blocks (mutual-capacitance mode @ f _{xfer} = 4 MHz sensing)			25 ⁱ	pF
Cp _{CRx-VSS} Cm _{CTx-CRx}	Capacitance ratio for optimal SNR in mutual capacitance mode ⁱⁱ	10		20	n/a
RCx _{CRx/CTx}	Series (in-line) resistance of all mutual capacitance pins (Tx & Rx pins) in mutual capacitance mode	O ⁱⁱⁱ	0.47	10 ^{iv}	kΩ
RCx _{SELF}	Series (in-line) resistance of all self capacitance pins in self capacitance mode	0 ⁱⁱⁱ	0.47	10 ^{iv}	kΩ



3.3 ESD Rating

Table 3.3: ESD Rating

		Value	Unit
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 $^{\rm v}$	±4000	V

3.4 Current Consumption

Projected Mode Setup:Target: CH0 & CH10 = 800, all other channels = 512Self-capacitive Mode Setup:Target = 512, $f_{xfer} = 500 \text{kHz}$ Interface Selection:Event mode

Power mode	Active channels	Report rate (Sampling rate) [ms]	Current [µA]
Normal Power	Mutual Capacitance (20 channels)	10	720
Norman ower	Self-capacitive (8 channels)	10	505
Low Power	Mutual Capacitance (20 channels)	50	147
Low I ower	Self-capacitive (8 channels)	50	101
	Wake-up proximity - Distributed mutual channel	100	14.3
Ultra-low	Wake-up proximity - Distributed self channel	100	8.7
Power	Wake-up proximity - Distributed mutual channel	160	9.8
	Wake-up proximity - Distributed self channel	160	7

 i RCx = 0 Ω

ⁱⁱPlease note that the maximum values for Cp and Cm are subject to this ratio

ⁱⁱⁱNominal series resistance of 470 Ω is recommended to prevent received and emitted EMI effects. Typical resistance also adds additional ESD protection

^{iv}Series resistance limit is a function of f_{xfer} and the circuit time constant, *RC*. $R_{max} \times C_{max} = \frac{1}{(6 \times f_{xfer})}$ where *C* is the pin capacitance to VSS.

^vJEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±4000 V may actually have higher performance.



4 Timing and Switching Characteristics

4.1 Reset Levels

Table 4.1: Reset Levels

Parameter		Min	Тур	Max	Unit
V _{VDD}	Power-up/down level (Reset trigger) - slope > 100 V/s	1.040	1.353	1.568	V
V _{VREGD}	Power-up/down level (Reset trigger) - slope > 100 V/s	0.945	1.122	1.304	V

4.2 MCLR Pin Levels and Characteristics

Table 4.2:	MCLR Pi	n Characteristics
Tubio T.L.	MOLITI I	1 Onaraotoriotioo

Parameter		Conditions	Min	Тур	Max	Unit
V	MCLR Input low level voltage	VDD = 3.3 V	VSS – 0.3	-	1.05	V
V _{IL(MCLR)}	NICLA Input low level voltage	VDD = 1.7 V	VSS - 0.3		0.75	V
V	MCLR Input high level voltage	VDD = 3.3 V	2.25	_	VDD + 0.3	V
V _{IH(MCLR)}		VDD = 1.7 V	1.05	-		v
R _{PU(MCLR)}	MCLR pull-up equivalent resistor		180	210	240	kΩ
+	MCLR input pulse width - no trigger	VDD = 3.3 V	_		15	20
^t PULSE(MCLR)		VDD = 1.7 V	_	-	10	ns
t _{TRIG(MCLR)}	MCLR input pulse width – ensure trigger		250	-	-	ns



Figure 4.1: MCLR Pin Diagram

4.3 Miscellaneous Timings

Table 4.3: Miscellaneous Timings

Parameter		Min	Тур	Мах	Unit
f _{xfer}	Charge transfer frequency (derived from f_{OSC})	42	500 - 1500	4500	kHz
f _{OSC}	Master CLK frequency tolerance 14 MHz	13.23	14	14.77	MHz
f _{OSC}	Master CLK frequency tolerance 18 MHz	17.1	18	19.54	MHz



4.4 Digital I/O Characteristics

Table 4.4: Digital I/O Characteristics

Parame	ter	Test Conditions	Min	Тур	Max	Unit
V _{OL}	SDA & SCL Output low voltage	$I_{sink} = 20 \text{ mA}$			0.3	V
V _{OL}	GPIO ⁱ Output low voltage	$I_{sink} = 10 \text{ mA}$			0.15	V
V _{OH}	Output high voltage	$I_{source} = 20 \text{ mA}$	VDD - 0.2			V
VIL	Input low voltage		VDD × 0.3			V
V _{IH}	Input high voltage				VDD × 0.7	V
C _{b_max}	SDA & SCL maximum bus capacitance				550	pF

4.5 I²C Characteristics

Table 4.5: I²C Characteristics

Paramet	ter	VDD	Min	Тур	Max	Unit
f _{SCL}	SCL clock frequency	1.8 V, 3.3 V			1000	kHz
t _{HD,STA}	Hold time (repeated) START	1.8 V, 3.3 V	0.26			μs
t _{SU,STA}	Setup time for a repeated START	1.8 V, 3.3 V	0.26			μs
t _{HD,DAT}	Data hold time	1.8 V, 3.3 V	0			ns
t _{SU,DAT}	Data setup time	1.8 V, 3.3 V	50			ns
t _{SU,STO}	Setup time for STOP	1.8 V, 3.3 V	0.26			μs
t _{SP}	Pulse duration of spikes suppressed by input filter	1.8 V, 3.3 V	0		50	ns



Figure 4.2: I²C Mode Timing Diagram



5 **ProxFusion[®] Module**

The IQS7222B contains dual ProxFusion[®] modules that uses patented technology to measure and process the capacitive sensor data. Two modules ensure a rapid response from multi-button implementations. The multiple touch & proximity outputs are the primary output from the sensor.

5.1 Capacitive Channels

Mutual capacitance and Self capacitance designs are possible with the IQS7222B.

- > Sensor pad design overview: AZD008
- > Mutual capacitance (also known as Projected capacitance) button layout guide: AZD036

5.2 Low Power Options

The IQS7222B offers 3 power modes:

- > Normal power mode (NP)
 - Flexible key scan rate
- > Lower power mode (LP)
 - Flexible key scan rate
 - Typically set to a slower rate than NP
- > Ultra-low power mode (ULP)
 - Optimized firmware setup
 - Intended for rapid wake-up on a single channel (e.g. distributed proximity event), enabling immediate button response for an approaching user
 - Other sensor channels are typically sampled at a slower rate in order to optimize power consumption

5.3 Count Value

The capacitive sensing measurement returns a *count value* for each channel. Count values are inversely proportional to capacitance, and all outputs are derived from this.

5.3.1 Max Count

Each channel is limited to having a count value smaller than the configurable limit (<u>Maximum counts</u>). If the ATI setting or hardware causes measured count values higher than this, the conversion will be stopped, and the max value will be read for that relevant count value.

5.4 Reference Value/Long-Term Average (LTA)

User interaction is detected by comparing the measured count values to some reference value. The reference value/LTA of a sensor is slowly updated to track changes in the environment and is not updated during user interaction.

5.4.1 Reseed

Since the *Reference* for a channel is critical for the device to operate correctly, there could be known events or situations which would call for a manual reseed. A reseed takes the latest measured counts, and seeds the *reference/LTA* with this value, therefore updating the value to the latest environment. A reseed command can be given by setting the corresponding bit (Register 0xD0, bit3).



5.5 Automatic Tuning Implementation (ATI)

The ATI is a sophisticated technology implemented in the new ProxFusion[®] devices to allow optimal performance of the devices for a wide range of sensing electrode capacitances, without modification to external components. The ATI settings allow tuning of various parameters. For a detailed description of ATI, please contact Azoteq.

5.6 Automatic Re-ATI

5.6.1 Description

Re-ATI will be triggered if certain conditions are met. One of the most important features of the Re-ATI is that it allows easy and fast recovery from an incorrect ATI, such as when performing ATI during user interaction with the sensor. This could cause the wrong ATI Compensation to be configured, since the user affects the capacitance of the sensor. A Re-ATI would correct this. It is recommended to always have this enabled. When a Re-ATI is performed on the IQS7222B, a status bit will set momentarily to indicate that this has occurred.

5.6.2 Conditions for Re-ATI to activate

A Re-ATI is performed when the reference of a channel drifts outside of the acceptable range around the ATI Target. The boundaries where Re-ATI occurs for the channels are adjustable in registers listed in Table A.14.

Re-ATI Boundary_{default} = **ATI target** \pm ($\frac{1}{8}$ **ATI Target**)

For example, assume that the ATI target is configured to 800 and that the and the default boundary value is 1/8*800 = 100. If Re-ATI is enabled, the ATI algorithm will be repeated under the following conditions:

Reference > 900 or Reference < 700

The ATI algorithm executes in a short time, so goes unnoticed by the user.

5.6.3 ATI Error

After the ATI algorithm is performed, a check is done to see if there was any error with the algorithm. An ATI error is reported if one of the following is true for any channel after the ATI has completed:

- > ATI Compensation = 0 (min value)
- $\,>\,$ ATI Compensation \geq 1023 (max value) $\,$
- > Count is already outside the Re-ATI range upon completion of the ATI algorithm

If any of these conditions are met, the corresponding error flag will be set (<u>ATI Error</u>). The flag status is only updated again when a new ATI algorithm is performed.

Re-ATI will not be repeated immediately if an ATI Error occurs. A configurable time (*ATI error timeout*) will pass where the Re-ATI is momentarily suppressed. This is to prevent the Re-ATI repeating indefinitely. An ATI error should however not occur under normal circumstances.



6 Sensing Modes

6.1 Mode Timeout

In order to optimize power consumption and performance, power modes are "stepped" by default in order to move to power efficient modes when no interaction has been detected for a certain (configurable) time know as the "mode timeout". The value for the power mode to never timeout (i.e the current power mode will never progress to a lower power mode), is 0x00.

6.2 Count Filter

6.2.1 IIR Filter

The IIR filter applied to the digitized raw input offers various damping options as defined in Table A.20 and Table A.21

Damping factor = Beta/256





7 Hardware Settings

Settings specific to hardware and the ProxFusion[®] Module charge transfer characteristics can be changed.

Below some are described, the other hardware parameters are not discussed as they should only be adjusted under guidance of Azoteq support engineers.

7.1 Charge Transfer Frequency

The charge transfer frequency (f_{xfer}) can be configured using the product GUI, and the relative parameters (*Charge Transfer frequency*) will be provided. For high resistance sensors, it might be needed to decrease f_{xfer} .

7.2 Reset

7.2.1 Reset Indication

After a reset, the <u>Reset</u> bit will be set by the system to indicate the reset event occurred. This bit will clear when the master sets the <u>Ack Reset</u>, if it becomes set again, the master will know a reset has occurred, and can react appropriately.

While *Reset* bit remains set:

- > The device will not be able to enter into I²C Event mode operation (i.e. streaming communication behavior will be maintained until the Reset bit is cleared)
- > During the period of ATI execution, the device will provide communication windows continuously during the ATI process, resulting in much longer time to finish the ATI routine.

7.2.2 Software Reset

The IQS7222B can be reset by means of an I²C command (*Soft Reset*).



8 Additional Features

8.1 Setup Defaults

The supplied GUI can be utilised to configure the optimal settings. The design specific settings are exported and can be written to the device by the master after every power-on reset.

8.2 Automated Start-up

The device is programmed with the application firmware, bundled with settings specifically configured for the current hardware as described in Section 8.1. After power-up the device will automatically use the settings and perform the configuration/setup accordingly.

8.3 Watchdog Timer (WDT)

A software watchdog timer is implemented to improve system reliability.

The working of this timer is as follows:

- > A software timer t_{WDT} is linked to the LFTMR (Low frequency timer) running on the "always on" Low Frequency Oscillator (10 kHz).
- > This timer is reset at a strategic point in the main loop.
- > Failing to reset this timer will cause the appropriate ISR (interrupt service routine) to run.
- > This ISR performs a software triggered POR (Power on Reset).
- > The device will reset, performing a full cold boot.

8.4 **RF Immunity**

The IQS7222B has immunity to high power RF noise. To improve the RF immunity, extra decoupling capacitors are suggested on V_{REG} and V_{DDHI} .

Place a 100pF in parallel with the 2.2 μ F ceramic on V_{REG}. Place a 4.7 μ F ceramic on V_{DD}. All decoupling capacitors should be placed as close as possible to the V_{DD} and V_{REG} pads.

If needed, series resistors can be added to Rx electrodes to reduce RF coupling into the sending pads. Normally these are in the range of 470Ω -1k Ω . PCB ground planes also improve noise immunity.





9 I²C Interface

9.1 I²C Module Specification

The device supports a standard two wire I^2C interface with the addition of an RDY (ready interrupt) line. The communications interface of the IQS7222B supports the following:

- > Fast-mode-plus standard I²C up to 1MHz.
- > Streaming data as well as event mode.
- > The provided interrupt line (RDY) is an open-drain active low implementation and indicates a communication window.

The IQS7222B implements 8-bit addressing with 2 bytes at each address with the exception of extended addresses, which implement 16-bit addressing with 2 bytes at each address. Two consecutive read/writes are required in this memory map structure. The two bytes at each address will be referred to as "byte 0" (least significant byte) and "byte 1" (most significant byte).

9.2 I²C Address

The default 7-bit device address is 0x56 ('1010110'). The full address byte will thus be 0xAD (read) or 0xAC (write).

Other address options exist on special request. Please contact Azoteq.

9.3 I³C Compatibility

This device is not compatible with an I³C bus due to clock stretching allowed for data retrieval.

9.4 Memory Map Addressing

9.4.1 8-bit Address

Most of the memory map implements an 8-bit addressing scheme for the required user data. Extended memory map addresses implement 16-bit addressing scheme.

9.4.2 Extended 16-bit Address

For development purposes larger blocks of data (such as the 16-bit channel count values) are found in an extended 16-bit memory addressable location. It is possible to only address each Block as an 8-bit address, and then continue to clock into the next address locations. For example, if the procedure depicted below is followed, you will read the values from the hypothetical address 0xE000 to 0xE003:



However, if you need to address a specific byte in that extended memory map space, then you will need to address using the full 16-bit address (note the 16-bit address is high byte first, unlike the data which is low byte first):



rigure 3.2. Extended 10-bit Addressing for a opecine ric

9.5 Data

The data is 16-bit words, meaning that each address obtains 2 bytes of data. For example, address 0x10 will provide two bytes, then the next two bytes read will be from address 0x11.

The 16-bit data is sent in little endian byte order (least significant byte first).

The h file generated by the GUI will display the start address of each block of data, with each address containing 2 bytes. The data of all the addresses can be written consecutively -in a single block of data or the entire memory map, (refer to figure 9.1), or data can be written explicitly to a specific address (refer to figure 9.2). An example of the h file exported by the GUI and the order of the data, is shown in figure 9.3 below.



Figure 9.3: Example of an H file Exported by the GUI

Ŷ

IQ Switch[®] ProxFusion[®] Series



9.6 I²C Timeout

If the communication window is not serviced within the I^2C timeout period (in milliseconds), the session is ended (RDY goes HIGH), and processing continues as normal. This allows the system to continue and keep reference values up to date even if the master is not responsive, however the corresponding data was missed/lost, and this should be avoided. The default I²C timeout period is set to 500ms and can be adjusted in register 0xDC.

9.7 Terminate Communication

A standard I²C STOP ends the current communication window.

If the stop bit disable (bit 0, register 0xDB) is set, the device will not respond to a standard I²C STOP. The communication window must be terminated using the end communications command (0xFF).



Figure 9.4: Force Stop Communication Sequence

9.8 RDY/IRQ

The communication has an open-drain active-LOW RDY signal to inform the master that updated data is available. It is optimal for the master to use this as an interrupt input and obtain the data accordingly. It is also useful to allow the master MCU to enter low-power/sleep allowing wake-up from the touch device when user presence is detected. It is recommended that the RDY be placed on an interrupt-on-pin-change input on the master.

9.9 Invalid Communications Return

The device will give an invalid communication response (0xEE) under the following conditions:

- > The host is trying to read from a memory map register that does not exist.
- > The host is trying to read from the device outside of a communication window (i.e. while RDY = high)

9.10 I²C Interface

The IQS7222B has 3 I^2C interface options, as described in the sections below.

9.10.1 I²C Streaming

I²C Streaming mode refers to constant data reporting at the relevant power mode report rate specified in register $\underline{0xD4}$ (normal power), register $\underline{0xD6}$ (low power) and register $\underline{0xD8}$ (ultra low power)



respectively.

9.10.2 I²C Event Mode

The device can be set up to bypass the communication window when no activity is sensed (EVENT MODE). This is usually enabled since the master does not want to be interrupted unnecessarily during every cycle if no activity occurred. The communication will resume (RDY will indicate available data) if an enabled event occurs.

9.10.3 I²C Stream in Touch Mode

Stream in touch is a hybrid I^2C mode between streaming mode and event mode. The device follows event mode I^2C protocol but when a touch is registered on any channel, the device enters streaming mode until the touch is released.

The hybrid I^2C interface is specifically aimed at the use of sliders where data needs to be received and processed for the duration of a touch.

9.11 Event Mode Communication

Event mode can only be entered if the following requirements are met:

- > <u>*Reset*</u> bit must be cleared by acknowledging the device reset condition occurrence through writing <u>*Ack Reset*</u> bit to clear the System status flag.
- > Events must be serviced by reading from the <u>Events</u> register 0x11 to ensure all events flags are cleared otherwise continuous reporting (RDY interrupts) will persist after every conversion cycle similar to streaming mode

9.11.1 Events

Numerous events can be individually enabled to trigger communication, bit definitions can be found in Table A.2 and Table A.3:

- > Power mode change
- > Prox or touch event
- > ATI error
- > ATI active
- > ATI Event

9.11.2 Force Communication

In streaming mode, the IQS7222B I²C will provide Ready (RDY) windows at intervals specified in the power mode report rate . Ideally, communication with the IQS7222B should only be initiated in a Ready window but a communcation request described in figure 9.5 below, will force a Ready window to open. In event mode Ready windows are only provided when an event is reported and a Ready window must be requested to write or read settings outside of this window. The time between the communication request and the opening of a RDY window (t_{wait}), is application specific, but the average values are 0.1ms \leq t_{wait} \leq 45ms $^{\rm i}$.

The communcation request sequence is shown in figure 9.5 below.

ⁱPlease contact Azoteq for an application specific value of twait



9.12 Program Flow Diagram

The program flow for event mode communication is shown in 9.6



Figure 9.6: Progam Flow Diagram



10 I²C Memory Map - Register Descriptions

See Appendix A for a more detailed description of registers and bit definitions

Address	Data (16bit)	Notes	
)x00 - 0x09	Version details	See Table A.1	
Read Only			
0x10	System Status	See Table A.2	
0x11	Events	See Table A.3	
0x12	Prox event States		
0x13	Those vent Glates	See Table A.5	
0x14	Touch event States	See Table A.6	
0x15	Touch event States	See Table A.7	
Read Only	Channel Counts		
0x20	Channel 0 Counts		
0x21	Channel 1 Counts		
0x22	Channel 2 Counts		
0x23	Channel 3 Counts		
0x24	Channel 4 Counts		
0x25	Channel 5 Counts		
0x26	Channel 6 Counts		
0x27	Channel 7 Counts		
0x28	Channel 8 Counts		
0x29	Channel 9 Counts	16-bit value	
0x2A	Channel 10 Counts		
0x2B	Channel 11 Counts		
0x2C	Channel 12 Counts		
0x2D	Channel 13 Counts		
0x2E	Channel 14 Counts		
0x2F	Channel 15 Counts		
0x30	Channel 16 Counts		
0x31	Channel 17 Counts		
0x32	Channel 18 Counts		
0x33	Channel 19 Counts		
Read Only	Channel LTA		
0x40	Channel 0 LTA		
0x41	Channel 1 LTA		
0x42	Channel 2 LTA		
0x43	Channel 3 LTA		
0x44	Channel 4 LTA		
0x45	Channel 5 LTA		
0x46	Channel 6 LTA		
0x47	Channel 7 LTA		
0x48	Channel 8 LTA		
0x49	Channel 9 LTA	16-bit value	
0x4A	Channel 10 LTA		
0x4B	Channel 11 LTA		
0x4C	Channel 12 LTA		
0x4D	Channel 13 LTA		
04			
0x4E	Channel 14 LTA		
0x4E 0x4F 0x50	Channel 15 LTA Channel 16 LTA		



0x52	Channel 18 LTA	
0x53	Channel 19 LTA	
Read-Write	Cycle Setup	
0x8000	Cycle Setup 0	See Table A.8
0x8001	Cycle Cottap C	See Table A.9
0x8100	Cycle Setup 1	See Table A.8
0x8101	Oycle Getup 1	See Table A.9
0x8200	Cycle Setup 2	See Table A.8
0x8201	Cycle Setup 2	See Table A.9
0x8300	Cycle Setup 2	See Table A.8
0x8301	Cycle Setup 3	See Table A.9
0x8400	Quela Qatura (See Table A.8
0x8401	Cycle Setup 4	See Table A.9
0x8500		See Table A.8
0x8501	Cycle Setup 5	See Table A.9
0x8600		See Table A.8
0x8601	Cycle Setup 6	See Table A.9
0x8700		See Table A.8
0x8700	Cycle Setup 7	See Table A.9
0x8800		See Table A.8
0x8801	Cycle Setup 8	See Table A.9
0x8900		See Table A.8
	Cycle Setup 9	See Table A.8
0x8901	Olah al Ovala O atur	
0x8A00	Global Cycle Setup	See Table A.10
0x8A01	Coarse and Fine Divider Preloads	See Table A.11
0x8A02	Compensation Preload	See Table A.12
Read-Write	Channel Setup	
0x9000	Channel Setup 0	See Table A.13
0x9001		See Table A.14
0x9100	Channel Setup 1	See Table A.13
0x9101	·	See Table A.14
0x9200	Channel Setup 2	See Table A.13
0x9201		See Table A.14
0x9300	Channel Setup 3	See Table A.13
	Channel Setup 3	See Table A.13 See Table A.14
0x9300		
0x9300 0x9301	Channel Setup 3 Channel Setup 4	See Table A.14
0x9300 0x9301 0x9400	Channel Setup 4	See Table A.14 See Table A.13
0x9300 0x9301 0x9400 0x9401		See Table A.14 See Table A.13 See Table A.14
0x9300 0x9301 0x9400 0x9401 0x9500	Channel Setup 4 Channel Setup 5	See Table A.14 See Table A.13 See Table A.14 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501	Channel Setup 4	See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600	Channel Setup 4 Channel Setup 5 Channel Setup 6	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601	Channel Setup 4 Channel Setup 5	See Table A.14 See Table A.13 See Table A.14 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.14
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9700	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9700 0x9701	Channel Setup 4 Channel Setup 5 Channel Setup 6	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9700 0x9701 0x9800 0x9801	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7 Channel Setup 8	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.14 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.14
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9700 0x9701 0x9800 0x9801 0x9801 0x9900	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9701 0x9700 0x9701 0x9800 0x9801 0x9900 0x9901	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7 Channel Setup 8 Channel Setup 9	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.13 See Table A.13 See Table A.13 See Table A.13 See Table A.14
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9601 0x9700 0x9701 0x9800 0x9801 0x9801 0x9900 0x9901 0x9901	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7 Channel Setup 8	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.13
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9601 0x9700 0x9701 0x9800 0x9801 0x9801 0x9900 0x9901 0x9901 0x9A00	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7 Channel Setup 8 Channel Setup 9 Channel Setup 10	See Table A.14See Table A.13See Table A.13See Table A.14See Table A.13See Table A.13See Table A.13See Table A.14See Table A.13See Table A.14See Table A.14
0x9300 0x9301 0x9400 0x9401 0x9500 0x9501 0x9600 0x9601 0x9601 0x9700 0x9701 0x9800 0x9801 0x9801 0x9900 0x9901 0x9901	Channel Setup 4 Channel Setup 5 Channel Setup 6 Channel Setup 7 Channel Setup 8 Channel Setup 9	See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.14 See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.13 See Table A.14 See Table A.13 See Table A.13



0x9C01		See Table A.14
0x9D00	Channel Setup 13	See Table A.13
0x9D01		See Table A.14
0x9E00	Channel Setup 14	See Table A.13
0x9E01		See Table A.14
0x9F00	Channel Setup 15	See Table A.13
0x9F01		See Table A.14
0xA000	Channel Setup 16	See Table A.13
0xA001		See Table A.14
0xA100	Channel Setup 17	See Table A.13
0xA101		See Table A.14
0xA200	Channel Setup 18	See Table A.13
0xA201		See Table A.14
0xA300	Channel Setup 19	See Table A.13
0xA301		See Table A.14
lead-Write	Channel Setup	
	Channel 0	
0xB000	CRX Select and General Channel Setup	See Table A.15
0xB001	ATI Base and Target	See Table A.17
0xB002	Fine and Coarse Multipliers	See Table A.18
0xB003	ATI Compensation	See Table A.19
	Channel 1	
0xB100	CRX Select and General Channel Setup	See Table A.15
0xB101	ATI Base and Target	See Table A.17
0xB102	Fine and Coarse Multipliers	See Table A.18
0xB103	ATI Compensation	See Table A.19
	Channel 2	
0xB200	CRX Select and General Channel Setup	See Table A.15
0xB201	ATI Base and Target	See Table A.17
0xB202	Fine and Coarse Multipliers	See Table A.18
0xB203	ATI Compensation	See Table A.19
	Channel 3	
0xB300	CRX Select and General Channel Setup	See Table A.15
0xB301	ATI Base and Target	See Table A.17
0xB302	Fine and Coarse Multipliers	See Table A.18
0xB303	ATI Compensation	See Table A.19
	Channel 4	
0xB400	CRX Select and General Channel Setup	See Table A.15
0xB401	ATI Base and Target	See Table A.17
0xB402	Fine and Coarse Multipliers	See Table A.18
0xB403	ATI Compensation	See Table A.19
	Channel 5	
0xB500	CRX Select and General Channel Setup	See Table A.15
0xB501	ATI Base and Target	See Table A.17
0xB502	Fine and Coarse Multipliers	See Table A.18
0xB503	ATI Compensation	See Table A.19
	Channel 6	Gee Table A.19
0xB600	CRX Select and General Channel Setup	See Table A.15
	•	
0xB601	ATI Base and Target	See Table A.17
0xB602	Fine and Coarse Multipliers ATI Compensation	See Table A.18 See Table A.19
0xB603		



0xB700	CRX Select and General Channel Setup	See Table A.15
0xB701	ATI Base and Target	See Table A.17
0xB702	Fine and Coarse Multipliers	See Table A.18
0xB703	ATI Compensation	See Table A.19
	Channel 8	
0xB800	CRX Select and General Channel Setup	See Table A.15
0xB801	ATI Base and Target	See Table A.17
0xB802	Fine and Coarse Multipliers	See Table A.18
0xB803	ATI Compensation	See Table A.19
	Channel 9	
0xB900	CRX Select and General Channel Setup	See Table A.15
0xB901	ATI Base and Target	See Table A.17
0xB902	Fine and Coarse Multipliers	See Table A.18
0xB903	ATI Compensation	See Table A.19
	Channel 10	
0xBA00	CRX Select and General Channel Setup	See Table A.16
0xBA01	ATI Base and Target	See Table A.17
0xBA02	Fine and Coarse Multipliers	See Table A.18
0xBA03	ATI Compensation	See Table A.19
	Channel 11	
0xBB00	CRX Select and General Channel Setup	See Table A.16
0xBB01	ATI Base and Target	See Table A.17
0xBB02	Fine and Coarse Multipliers	See Table A.18
0xBB03	ATI Compensation	See Table A.19
	Channel 12	
0xBC00	CRX Select and General Channel Setup	See Table A.16
0xBC01	ATI Base and Target	See Table A.17
0xBC02	Fine and Coarse Multipliers	See Table A.18
0xBC03	ATI Compensation	See Table A.19
	Channel 13	
0xBD00	CRX Select and General Channel Setup	See Table A.16
0xBD01	ATI Base and Target	See Table A.17
0xBD02	Fine and Coarse Multipliers	See Table A.18
0xBD03	ATI Compensation	See Table A.19
	Channel 14	
0xBE00	CRX Select and General Channel Setup	See Table A.16
0xBE01	ATI Base and Target	See Table A.17
0xBE02	Fine and Coarse Multipliers	See Table A.18
0xBE03	ATI Compensation	See Table A.19
	Channel 15	
0xBF00	CRX Select and General Channel Setup	See Table A.16
0xBF01	ATI Base and Target	See Table A.17
0xBF02	Fine and Coarse Multipliers	See Table A.18
0xBF03	ATI Compensation	See Table A.19
	Channel 16	
0xC000	CRX Select and General Channel Setup	See Table A.16
0xC001	ATI Base and Target	See Table A.17
0xC002	Fine and Coarse Multipliers	See Table A.18
0xC003	ATI Compensation	See Table A.19
	Channel 17	
0xC100	CRX Select and General Channel Setup	See Table A.16



0xC101	ATI Base and Target		See Table A.17
0xC102	Fine and Coar	See Table A.18	
0xC103	ATI Compensation		See Table A.19
	Chann	el 18	
0xC200	CRX Select and Gen	eral Channel Setup	See Table A.16
0xC201	ATI Base a	nd Target	See Table A.17
0xC202	Fine and Coar	se Multipliers	See Table A.18
0xC203	ATI Comp	ensation	See Table A.19
	Chann	el 19	
0xC300	CRX Select and Gen	eral Channel Setup	See Table A.16
0xC301	ATI Base a	nd Target	See Table A.17
0xC302	Fine and Coar	se Multipliers	See Table A.18
0xC303	ATI Comp	ensation	See Table A.19
Read-Write	Filter E	Betas	
0xC400	Filter	Beta	See Table A.20
0xC401	Fast Filte	er Beta	See Table A.21
Read-Write	PMU and Syst	em Settings	
0xD0	Control settings		See Table A.22
0xD1	ATI Error Timeout		16-bit value * 0.5 (s
0xD2	ATI Report Rate		16-bit value (ms)
0xD3	Normal Power Mode Timeout		16-bit value (ms)
0xD4	Normal Power Mode Report Rate		16-bit value (ms) Range: 0 - 3000
0xD5	Low Power M	ode Timeout	16-bit value (ms)
0xD6	Low Power Mode Report Rate		16-bit value (ms) Range: 0 - 3000
0xD7	Normal Power Update rate	in Ultra-low Power Mode	16-bit value (ms)
0xD8	Ultra-low Power Mode Report Rate		16-bit value (ms) Range: 0 - 3000
0xD9	Touch Event Timeout	Prox Event Timeout	8-bit value in 500m steps (0 = never timeout)
0xDA	Event E	nable	See Table A.23
0xDB	l ² C Comm	unication	See Table A.24
0xDC	Communicati	on Timeout	See Table A.25

I.





11 Implementation and Layout

11.1 Layout Fundamentals

NOTE

Information in the following Applications section is not part of the Azoteq component specification, and Azoteq does not warrant its accuracy or completeness. Azoteq's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1.1 Power Supply Decoupling

Azoteq recommends connecting a combination of a $4.7 \,\mu\text{F}$ plus a 100 pF low-ESR ceramic decoupling capacitor between the VDD and VSS pins. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimetres).



Figure 11.1: Recommended Power Supply Decoupling

11.1.2 VREG

The VREG pin requires a $2.2\,\mu$ F capacitor to regulate the LDO internal to the device. This capacitor must be placed as close as possible to the microcontroller. The figure below shows an example layout where the capacitor is placed close to the IC.



Figure 11.2: VREG Capacitor Placement Close to IC



11.1.3 WLCSP Light Sensitivity

The CSP package is sensitive to infrared light. When the silicon IC is subject to the photo-electric effect, an increase in leakage current is experienced. Due to the low power consumption of the IC this causes a change in signal and is common in the semiconductor industry with CSP devices.

If the IC could be exposed to IR in the product, then a dark glob-top epoxy material should cover the complete package to block infrared light. It is important to use sufficient material to completely cover the corners of the package. The glob-top also provides further advantages such as mechanical strength and shock absorption.





12 Ordering Information

12.1 Ordering Code

IQS	7222B	<u>ZZZ</u>	ppk	2
IC NAME	IQS7222B	=	IQS7222B	
POWER-ON CONFIGURATION	ZZZ	=	001	Reserved
I GWER ON COM ROMANON		_	101	18 Button settings (mutual ca- pacitance) with proximity wake- up ⁱ
			102	18 Button settings (mutual ca- pacitance) with proximity wake- up ⁱⁱ
PACKAGE TYPE	nn	=	CS	WLCSP-18 package
FACRAGETTE	рр	=	QN	QFN-20 package
BULK PACKAGING	b	=	R	WLCSP-18 Reel (3000pcs/reel) QFN-20 Reel (2000pcs/reel)

Figure 12.1: Order Code Description

12.2 Top Marking

12.2.1 WLCSP18 Package

IQS	
7222B	Product Name
рррхх	ppp = product code
•	xx = batchcode

12.2.2 QFN20 Package Marking Option 1

•	
IQS	
7222B	Product Name
рррхх	ppp = product code
	xx = batchcode

ⁱ F _{OSC} =	18MHz
ⁱⁱ F _{OSC} =	14MHz



12.2.3 QFN20 Package Marking Option 2







13 Package Specification

13.1 Package Outline Description – QFN20



Side View



Dimension	[mm]	Dimension	[mm]
А	0.5 ± 0.1	E	3
A1	0.035 ± 0.05	е	0.4
A2	0.3	J	1.7 ± 0.1
A3	0.203	K	1.7 ± 0.1
b	0.2 ± 0.05	L	0.4 ± 0.05
D	3		

Table 13.1: QFN (3x3)-20 Package Outline Visual Description



13.2 Package Outline Description – WLCSP18



Figure 13.2:	WLCSP (1.62x1.62)-18	Package Outline	Visual Description

Dimension	[mm]	Dimension	[mm]
А	0.525 ± 0.05	E	1.620 ± 0.015
A1	0.2 ± 0.02	E1	1.2
A2	0.3 ± 0.025	e1	0.4
b	0.260 ± 0.039	e2	0.6
D	1.620 ± 0.015	f	0.36
D1	1.2		

Table 13.2: WLCSP (1.62x1.62)-18 Package Outline Visual Description



 $\oplus \oplus \oplus$

 \oplus

≥

BO

TAPE DIMENSIONS

P1

 \oplus \oplus \oplus

⊕

A0

13.3 Tape and Reel Specifications





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Pocket Quadrants

Figure 13.3: Tape and Reel Specification

Table 13.3: Tape and reel Specifications

Package Type	Pins	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
QFN20	20	180	12.4	3.3	3.3	0.8	8	12	Q2
WLCSP18	18	179	8.4	1.78	1.78	0.69	4	8	Q1



13.4 Moisture Sensitivity Levels

Package	MSL
QFN20	1
WLCSP18	1

13.5 Reflow Specifications

Contact Azoteq



A Memory Map Descriptions

Please note: The value of all Read-write bits marked as Reserved, unless otherwise spesified, can be set to 0 or 1 depending on customer's preference.

Table A.1: Version Information

Register:	0x00 - 0x09		
Address	Category	Name	Value
0x00		Product Number	698
0x01		Major Version	1
0x02	Application Version Info	Minor Version	45 ⁱ
0x03		Reserved	Reserved
0x04		neser ved	neserved
0x05 - 0x09	Reserved		

Table A.2: System Status

Register:		0x10													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Rese	erved				Global Halt	NP up- date		nt Power ode	Reset	Res	ATI Error	ATI Active

> Bit 7: Global Halt

- 0: Global Halt not active
- 1: Global Halt active
- > Bit 6: Normal Power Update
 - 0: No Normal Power Update occured
 - 1: Normal Power update occured
- > Bit 4-5: Current Power Mode
 - 00: Normal power mode
 - 01: Low power mode
 - 10: Ultra-low power mode

> Bit 3: Device Reset

- 0: No reset occurred
- 1: Reset occurred

> Bit 1: ATI Error

- 0: No ATI error occurred
- 1: ATI error occurred

> Bit 0: ATI Active

- 0: ATI not active
- 1: ATI active

Table A.3: Events

Register	:	0x11													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Rese	erved	Power Event	ATI Event					Rese	rved					Touch Event	Prox Event

- > Bit 13: Power Event
 - 0: No Power Event occurred
 - 1: Power Event occurred
- > Bit 12: ATI Event
 - 0: No ATI Event occurred
 - 1: ATI Event occurred
- > Bit 1: Touch Event
 - 0: No Touch Event occurred
 - 1: Touch Event occurred

> Bit 0: Prox Event

- 0: No Prox Event occurred
- 1: Prox Event occurred

ⁱRefer to product change note for information on previous versions



Table A.4: Proximity Event States 0

Register:		0x12													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

> Bit 0-15: Channel Prox Event

- 0: No prox event occurred on channel
- 1: Prox event occurred on channel

Table A.5: Proximity Event States 1

Register:		0x13													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					Rese	erved						CH19	CH18	CH17	CH16

> Bit 0-3: Channel Prox Event

- 0: No prox event occurred on channel
- 1: Prox event occurred on channel

Table A.6: Touch Event States 0

Register:		0x14													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

> Bit 0-15: Channel Touch Event

- 0: No touch event occurred on channel
- 1: Touch event occurred on channel

Table A.7: Touch Event States 1

Register:		0x15													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Reserved									CH19	CH18	CH17	CH16		

> Bit 0-3: Channel Touch Event

- 0: No touch event occurred on channel
- 1: Touch event occurred on channel

Table A.8: Cycle Setup 0

Register:		0x8000,	0x8100, 0x	8200, 0x83	00, 0x8400	, 0x8500, 0	x8600, 0x8	700, 0x880	0, 0x8900						
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		Cor	nversion Fre	equency Pe	riod					Conv	version Fre	quency Fra	ction		

> Bit 8-15: Conversion Frequency Period

- The calculation of the charge transfer frequency (f_{xfer} is shown below. The relevant formula is determined by the value of the dead time enabled bit (refer to table A.9)
- Dead time disabled: $f_{xfer} = \frac{fosc}{2*period+2}$
- Dead time enabled: $f_{xfer} = \frac{f_{osc}}{2*period+3}$
- Range: 0 127
- > Bit 0-7: Conversion Frequency Fraction
 - $256 * \frac{f_{\text{xfer}}}{f_{\text{osc}}}$
 - Range: 0 255
- Note: For F_{OSC} = 18MHz, a fixed Conversion frequency fraction of 127 and dead time enabled, the following values of the conversion frequency period will result in the corresponding charge transfer frequencies:
 - 3: 2MHz
 - 7: 1MHzⁱⁱ
 - 16: 500kHz
 - 24: 350kHz

ⁱⁱPlease note: The maximum charge transfer frequency for projected capacitance mode (refer to table A.9) is 1MHz





34: 250kHz

• 70: 125kHz

Table A.9: Cycle Setup 1

Register:		0x8001,	0x8101, 0x	8201, 0x83	01, 0x8401	, 0x8501, 0	x8601, 0x8	3701, 0x880	01, 0x8901						
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CTX8	CTX7	CTX6	CTX5	CTX4	CTX3	CTX2	CTX1	CTX0	Ground Inac- tive Bx's	Dead time en- abled	FOSC TX Freq	Vbias en- able		PXS Mode	

- > Bit 15: CTx8
 - 0: CTx8 disabled
 - 1: CTx8 enabled
- > Bit 14: CTx7
 - 0: CTx7 disabled
 - 1: CTx7 enabled
- > Bit 13: CTx6
 - 0: CTx6 disabled
 - 1: CTx6 enabled
- > Bit 12: CTx5
 - 0: CTx5 disabled
 - 1: CTx5 enabled
- > Bit 11: CTx4
 - 0: CTx4 disabled
 - 1: CTx4 enabled
- > Bit 10: **CTx3**
 - 0: CTx3 disabled
 - 1: CTx3 enabled
- > Bit 9: CTx2
 - 0: CTx2 disabled
 - 1: CTx2 enabled
- > Bit 8: **CTx1**
 - 0: CTx1 disabled
 - 1: CTx1 enabled

> Bit 7: **CTx0**

- 0: CTx0 disabled
- 1: CTx0 enabled
- > Bit 6: Ground Inactive Rx's
 - 0: Inactive Rx floating
 - 1: Inactive Rx Grounded
- > Bit 5: Dead Time Enabled
 - 0: Deadtime disabled
 - 1: Deadtime enabled
- > Bit 4: FOSC TX Frequency
 - 0: Disabled
 - 1: Enabled
- > Bit 3: Vbias Enabled
 - 0: Vbias disabled
 - 1: Vbias enabled
- > Bit 0-2: PXS Mode
 - 000: None
 - 001: Self-capacitive
 - 010: Projected capacitanceⁱⁱⁱ
 - 011: Mutual inductance

Table A.10: Global Cycle Setup

Register	:	0x8A00													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Res- erved	Maximu	n counts			Reserved			1	1	C	0	Auto I	Mode	Rese	erved

ⁱⁱⁱPlease note that the maximum allowed charge transfer frequency (see table A.8) for projected capacitance mode is 1MHz i.e frequency period \geq 7



> Bit 13-14: Maximum counts

- 00: 1023
- 01: 2047
- 10: 4095
- 11: 16384

> Bit 2-3: Auto Mode

- Number of conversions created before each interrupt is generated
- 00:4
- 01: 8
- 10: 16
- 11: 32

Table A.11: Coarse and Fine Multipliers Preload

Register:		0x8A01													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Rese	erved		Fine	Divider Pre	eload			Rese	erved			Coars	e Divider P	reload	

> Bit 0-4: Coarse Divider Preload

- 5-bit coarse divider preload value
- > Bit 9-13: Fine Divider Preload
 - 5-bit fine divider preload value

Table A.12: ATI Compensation Preload

Register:		0x8A02													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		Rese	erved						A	I Compens	sation Prelo	ad			

> Bit 0-9: ATI Compensation Preload

• 10-bit preload value

Table A.13: Channel Setup 0

Register:		,	0x9100, 0x 0xA200, 0x	,	00, 0x9400	, 0x9500, 0	x9600, 0x9	700, 0x980	0, 0x9900,	0x9A00, 0	x9B00, 0x9	C00, 0x9D0	0, 0x9E00,	0x9F00, 0	xA000
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	E	xit			En	ter					Proximity	Threshold			

- > Bit 12-15: Exit Debounce Value
 - 0000: Debounce disabled
 - 4-bit value

> Bit 8-11: Enter Debounce Value

- 0000: Debounce disabled
- 4-bit value

> Bit 0-7: Proximity Threshold

8-bit value

Table A.14: Channel Setup 1

Register:	:	,	0x9101, 0x 0xA201, 0x	,	01, 0x9401	0x9501,0	0x9601, 0x9	701, 0x980	01, 0x9901,	0x9A01, 0	(9B01, 0x9	C01, 0x9D0	01, 0x9E01,	0x9F01, 0	xA001,
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

t15 Bi	it14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Touch Hyst	teresis							Touch Thre	shold			

> Bit 8-15: Touch Hysteresis

 Touch hysteresis value determines the release threshold. Release threshold can be determined as follows:
 <u>LTA * Threshold bit value</u> - <u>Threshold bit value * Hysteresis bit value * LTA</u> 2¹⁶

> Bit 0-7: Touch Threshold

• $\frac{LTA}{256}$ * 8bit value



Table A.15: CRX Select and General Channel Setup(CH0-Ch9)

Register: Bit15 Bit14	0xB000, 0xB100, 0 Bit13 Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved	ATI Band	Global halt	Invert	Dual	Enabled	CRX3	CRX2	CRX1	CRX0	Cs Size	Vref 0v5	Proj Bia	as Select
• 00 • 01 • 10 • 11 • Bit 11:	13: ATI ban : 1/16 * Target : 1/8 * Target : 1/4 * Target : 1/2 * Target Global halt enabled, the LT		channe	el will h	alt when	any ot	her cha	nnel wit	:h globa	l halt er	nabled,	is in a p	prox/tou
sta • 0:	ate. The function Halt disabled					-			9		,		
	Halt enabled Invert direct	tion											
	his bit is enable		irection	in whic	ch a touc	h will b	e triane	red is i	nverted	Bit mu	ist be ei	nabled	for mut
	pacitive mode	54, 110 4					e ingge	100,101	involto d	. Dit inte	01000	labioa	
	Invert directior	n disable	d										
	Invert direction												
	Bi-direction		-										
	Bi-directional s												
	Bi-directional s		enabled										
	Channel Ena												
	Channel disab												
> Bit 7: C	Channel enabl	lea											
	CRx3 disabled	1											
	CRx3 enabled												
> Bit 6: C													
	CRx2 disabled	1											
• 1:	CRx2 enabled												
> Bit 5: C	Rx1												
• 0:	CRx1 disabled	1											
	CRx1 enabled												
> Bit 4: C													
	CRx0 disablec												
	CRx0 enabled												
> Bit 3: C	40pF												
	40pF												
	/ref 0.5V En	able											
	crease interna		na capa	citor si	ze								
	Vref 0v5 disab	•	• •			30pF bi	t (40pF)	/80pF)					
	Vref 0.5V enak								0pF/80p	oF)			
> Bit 0-1:	Projected												
	: 2µA												
	: 5µA												
• 10	: 7μ Α												

• 11: 10µA

Table A.16: CRX Select and General Channel Setup(CH10-Ch19)

Registe	r:	0xBA00,	0xBB00, 0	xBC00, 0xE	8D00, 0xBE	00, 0xBF0	0, 0xC000, (0xC100, 0x	C200, 0xC	300					
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Res	erved	ATI E	Band	Global halt	Invert	Dual	Enabled	CRX7	CRX6	CRX5	CRX4	Cs Size	Vref 0v5	Proj Bia	s Select

> Bit 12-13: ATI band

- 00: 1/16 * Target
- 01: 1/8 * Target
- 10: 1/4 * Target
- 11: 1/2 * Target



> Bit 11: Global halt

- If enabled, the LTA on the channel will halt when any other channel with golbal halt enabled, is in a prox/touch state. The function is aimed at slider/ wheel applications
- 0: Halt disabled
- 1: Halt enabled
- > Bit 10: Invert Direction
 - If this bit is enabled, the direction in which a touch will be triggered, is inverted. Bit must be enabled for mutual capacitive mode
 - 0: Invert direction disabled
 - 1: Invert direction enabled
- > Bit 9: Bi-directional sensing
 - 0: Bi-directional sensing disabled
 - 1: Bi-directional sensing enabled

> Bit 8: Channel Enabled

- 0: Channel disabled
- 1: Channel enabled
- > Bit 7: CRx7
 - 0: CRx7 disabled
 - 1: CRx7 enabled
- > Bit 6: CRx6
 - 0: CRx6 disabled
 - 1: CRx6 enabled
- > Bit 5: CRx5
 - 0: CRx5 disabled
 - 1: CRx5 enabled
- > Bit 4: CRx4
 - 0: CRx4 disabled
 - 1: CRx4 enabled
- > Bit 3: Cs Size
 - 0: 40pF
 - 1: 80pF
- > Bit 2: Vref 0.5V Enable
 - Decrease internal sampling capacitor size
 - 0: Vref 0.5V disabled Cs = Value chosen in Cs 80pF bit (40pF/80pF)
 - 1: Vref 0.5V enabled C_s = Half of the value chosen in Cs 80pF bit (40pF/80pF)

> Bit 0-1: Projected Bias Select

- 00: 2µA
- 01: 5µA
- 10: 7[']μA
- 11: 10µA

Table A.17: ATI Base and Target

Register		· · · · · · · · · · · · · · · · · · ·	0xB101, 0x 0xC101,0x0	· · · ·	·	1, 0xB501,	0xB601, 0	xB701, 0xB	801, 0xB90	01, 0xBA01,	0xBB01, 0	xBC01, 0xI	BD01, 0xBl	E01, 0xBF0	1,
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			ATI T	arget						ATI Base				ATI Mode	

- > Bit 8-15: ATI Target
- 8-bit value * 8
- > Bit 3-7: ATI Base
 - 5-bit value * 16
- > Bit 0-2: ATI Mode
 - 000: ATI Disabled
 - 001: Compensation only
 - 010: ATI from compensation divider
 - 011: ATI from fine fractional divider
 - 100: ATI from coarse fractional divider
 - 101: Full ATI



Table A.18: Fine and Coarse Multipliers

Bit15 Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit
Reserved		Fine F	- ractional E	Divider		Co	oarse Fract	onal Multip	lier		Coarse	Fractional	Divider	
> Bit 5-8: 4-k > Bit 0-4:	oit value Coars oit value	se Fra	ctiona	al Mul	tiplier									
					Table A.	19: AT	l Comp	ensatio	n					
egister:					3, 0xB503,	0xB603, 0	xB703, 0xE	803, 0xB90	03, 0xBA03,	0xBB03, 0	xBC03, 0xB	BD03, 0xBE	E03, 0xBF0	3,
·		0xB103, 0x 0xC103,0x0 Bit12			13, 0xB503, Bit9	0xB603, 0 Bit8	xB703, 0xE Bit7	803, 0xB90 Bit6	03, 0xBA03, Bit5	0xBB03, 0 Bit4	xBC03, 0xB Bit3	BD03, 0xBE Bit2	E03, 0xBF0	3, Bit(
Com	0xC003,0 Bit13 pensation D	0xC103,0xC Bit12 ivider	C203, 0xC3 Bit11	Bit10 Res	Bit9			Bit6		Bit4	Bit3			
Bit 15 Bit 14 Com > Bit 11-1 • 5-k > Bit 0-9:	0xC003,0 Bit13 pensation D 5: Co bit value	Bit12 Wider mpensat	Bit11	Bit10 Res	Bit9 ler on	Bit8		Bit6 (Bit5	Bit4	Bit3			
Bit 1 5 Bit 14 Com > Bit 11-1 • 5-k > Bit 0-9: • 10: egister: Bit 5 Bit 14	oxC003,0 Bit13 pensation D Dit Value Comp -bit value	Bit12 Wider mpensat	Bit11 Sation tion S	Bit10 Res Divic Gelecti Bit10	Bit9 ler on	Bit8 e A.20: Bit8	Bit7 Filter E Bit7	Bit6 C Betas Bit6	Bit5	Bit4 on Selectio Bit4	Bit3 n Bit3	Bit2 Bit2		Bitt

- > Bit 4-7: Counts Low Power Beta Filter Value
 - 4-bit value
- > Bit 0-3: Counts Normal Power Beta Filter Value
 - 4-bit value

Table A.21: Fast Filter Betas

Register:		0xC401													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Rese	erved				Ľ	TA Low Pov	ver Fast Be	ta	LTA	Normal Po	ower Fast E	Beta

- > Bit 4-7: LTA Low Power Fast Beta Filter Value
 4-bit value
- > Bit 0-3: LTA Normal Power Fast Beta Filter Value
 4-bit value

Table A.22: Control Settings

Register:		0xD0													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved								Interfa	ce type	Power	mode	Reseed	Re- ATI	Soft Reset	ACK Reset

> Bit 6-7: Interface Selection

- 00: I²C streaming
- 01: I²C event mode
- 10: I²C Stream in touch
- > Bit 4-5: Power Mode Selection
 - 00: Normal power
 - 01: Low power





• 10: Ultra-low Power

11: Automatic power mode switching Pit 2: Execute Passed Command

- > Bit 3: Execute Reseed Command
 - 0: Do not reseed
- 1: Reseed
 > Bit 2: Execute ATI Command
- Dit 2. Execute All Comma
 0: Do not ATI
 - 0. Do r
 1: ATI
- > Bit 1: Soft Reset
 - 0: Do not reset device
 - 1: Reset device
- > Bit 0: Acknowledge Reset Command
 - 0: Do not acknowledge reset
 - 1: Acknowledge reset

Table A.23: Event Enable

Registe	r:	0xDA													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Res	erved	Power event	ATI event					Rese	erved					Touch event	Prox event
> E > E	1: Bit 12: 0: 1: Bit 1: T 0: 1: Bit 0: P	Power e Power e ATI Eve ATI eve ATI eve ouch l Touch e Touch e	event m event er vent nt mask nt enab Event event ma event er vent	asked habled ked led asked habled											

1: Prox event enabled

Table A.24: I²C Communication

Register:		0xDB													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved									Stop re- ceived	Start re- ceived	RW check dis- abled	Stop bit dis- abled			

- > Bit 3: Stop Received Flag
 - 0: No I²C stop received
 - 1: I²C stop received
- > Bit 2: Start Received Flag
 - 0: No I²C start received
 - 1: I²C start received
- > Bit 1: RW Check Disabled
 - 0: Write not allowed to read only registers
 - 1: Read and write allowed to read only registers
- > Bit 0: Stop Bit Disabled
 - 0: I²C communication window terminated by stop bit
 - 1: I²C communication window not terminated by stop bit. Send 0xFF to slave address to terminate window

Table A.25: I²C Communication Timeout

Register:		0xDC													
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						I ² C	Communi	cation Time	out						

> Note: To write to this register, the register's address (0xDC) must be commanded explicitly before writing data i.e. in a separate I²C write setup command.





> Bit 0-15: I²C Communication Timeout

- 16-bit value [ms]
- Default = 500ms
- Range: 0 64535ms



B Revision History

Release	Date	Changes								
v0.3	April 2021	Initial release								
v1.0	January 2022	Tape and Reel information added Firmware version changed to v1.45 Bit definition for Read-write check corrected Changed Communication protocol description Read-write permissions added in memory map Stop-bit disable bit definition corrected Revision history added Force communication section added Register 0xDC added								
v1.1	April 2022	 VREGA electrical characteristics corrected Bit and register names changed to follow user guide and GUI conventions Example of h file from GUI and program flow diagram added. 14MHz option and order code 102 added VDD capacitor values updated on reference schematic 								

C Known Issues

V1.43 and earlier: Polling during start-up may result in device lockup. Suspend polling for at least 25ms after receiving a NACK.

The I^2C initialize can fail if one of the I^2C lines have been kept low for longer than 50ms.



Contact Information

	USA	Asia	South Africa
Physical Address	11940 Jollyville Rd Suite 120-S Austin TX–78759 USA	Room501A, Block A T-Share International Centre Taoyuan Road Nanshan District Shenzhen Guangdong Province PRC	1 Bergsig Avenue Paarl 7646 South Africa South Africa
Postal Address	11940 Jollyville Rd Suite 120-S Austin TX–78759 USA	Room501A, Block A T-Share International Centre Taoyuan Road Nanshan District Shenzhen Guangdong Province PRC	PO Box 3534 Paarl 7620 South Africa South Africa
Tel	+1 512 538 1995	+86 755 8303 5294 ext 808	+27 21 863 0033
Email	info@azoteq.com	info@azoteq.com	info@azoteq.com

Visit www.azoteq.com for a list of distributors and worldwide representation.

Patents as listed on www.azoteq.com/patents-trademarks/ may relate to the device or usage of the device.

Azoteq[®], Crystal Driver[®], IQ Switch[®], ProxSense[®], ProxFusion[®], LightSense^M, SwipeSwitch^M, and the \bigcirc logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an "as is" basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteq products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to www.azoteq.com.