

#### 8-channel LED driver with direct switch control



#### **Features**

- · 8 constant current output channels controlled by switch inputs
- · Output enable input for global dimming
- Output current: from 5 mA to 100 mA
- Current programmable through external resistor
- Supply voltage: 3 V to 5.5 V
- Thermal shutdown
- · 19 V current generators rated voltage
- Available in high thermal efficiency TSSOP exposed pad package
- ESD protection 2.0 kV HBM, 100 V MM

#### **Applications**

- · White and RGB lighting and Backlight
  - Appliance display and human interface
  - Industrial display and function indicator
  - Architectural Lighting

#### **Description**

The LED8102S is a monolithic, low voltage, 8 low-side-channel LED driver. The LED8102S guarantees up to 19 V output driving capability allowing users to connect several LEDs in series. In the output stage, 8 regulated current sources provide from 5 mA to 100 mA constant current to drive the LEDs. Current is programmed through a single external resistor.

LED8102S is equipped with a thermal management that protects the device forcing it in shutdown (typically: power-off at 170 °C with 15 °C hysteresis to restart). The thermal protection switches OFF only the output channels.

The operative supply voltage range is between 3 V and 5.5 V. The output control is provided by four switch inputs, providing an on/off toggle action suitable also for local dimming. Moreover, on all active output LEDs brightness can be adjusted with a global PWM signal applied to the output enable pin  $(\overline{OE})$ . Outputs can be connected in parallel, or left unconnected if not used, as required by the application.

### Maturity status link


LED8102S

Device summary					
Order code	LED8102SXTTR				
Package	HTSSOP16				
Packing	2500 parts per reel				



## 1 Pin description

Figure 1. Pinout for HTSSOP16



**Table 1. Pin description** 

HTSSOP16	Symbol	Name and function
1	GND	Ground terminal
2	SW1	Switch input 1 to enable OUT0 and OUT1 simultaneously
3	SW2	Switch input 2 to enable OUT2 and OUT3 simultaneously
4	SW3	Switch input 3 to enable OUT4 and OUT5 simultaneously
5-12	OUT0-OUT7	Output terminals
13	SW4	Switch input 4 to enable OUT6 and OUT7 simultaneously
14	ŌĒ	Global PWM brightness control input terminal (it must be connected to GND if not used)
15	R-EXT	Terminal for external resistor for constant current programming
16	V <sub>DD</sub>	Supply voltage terminal

DS12963 - Rev 3 page 2/20



## Simplified internal block diagram

Figure 2. LED8102S simplified block diagram OUTO OUT6 V<sub>DD</sub> —⊙ UVLO R-EXT I-REG 0 ↓ Thermal Shutdown Output Enable Control Logic

DS12963 - Rev 3 page 3/20



## 3 Absolute maximum ratings

Stressing the device above the ratings listed in the table below may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply voltage	0 to 7	V
V <sub>SW1</sub> - V <sub>SW4</sub> , V <sub>OE</sub>	Input pins voltage	- 0.4 to 5.5	V
V <sub>OUT0</sub> - OUT7	Output pins voltage	- 0.5 to 20	V
I <sub>GND</sub>	GND terminal current	800	mA
ECD	Electrostatic discharge protection HBM human body model	± 2	kV
ESD	Electrostatic discharge protection CDM machine model	500	V

#### 3.1 Thermal characteristics

Table 3. Thermal characteristics

Symbol	Parameter	Value	Unit
TJ	Operative junction temperature range	-40 to +150	°C
T <sub>STG</sub>	Storage ambient temperature range	-55 to +150	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (HTSSOP16) (1)	37.5	°C/W

<sup>1.</sup> The exposed pad should be soldered directly to the PCB to realize the thermal benefits

DS12963 - Rev 3 page 4/20



### **Electrical characteristics**

 $V_{DD}$  = 5 V,  $T_{j}$  = 25 °C,  $R_{EXT}$  = 980  $\Omega,\,V_{O}$  = 0.85 V unless otherwise specified.

**Table 4. Electrical characteristics** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage		3.0	-	5.5	
\/	UVLO threshold (rising)			2.7	2.9	
V <sub>UVLO</sub>	UVLO threshold (falling)		2.1	2.3		
Hy <sub>UVLO</sub>	UVLO hysteresis			0.4		V
Vo	Output voltage (1) (2)	OUT0 – OUT7	0.85	-	19	
V <sub>IH</sub>	OW / 0F :		0.8V <sub>DD</sub>	-	$V_{DD}$	
V <sub>IL</sub>	SWx / OE input voltage		GND	-	0.2V <sub>DD</sub>	
R <sub>UP</sub>	Pull-up resistor for $\overline{\sf OE}$ pin		-	300	-	
R <sub>DW</sub>	Pull-down resistor for SWx pins		-	310	-	ΚΩ
R <sub>EXT</sub>	External current set-up resistance		0.19	-	3.9	
I <sub>DD(OFF1)</sub>		OUT0 to 7 = OFF	-	7	8	mA
	Supply current (OFF)	R <sub>EXT</sub> = 190 Ω		4.	10	
I <sub>DD(OFF2)</sub>		OUT0 to 7 = OFF	-	14	14 16	
	Supply current (ON)	R <sub>EXT</sub> = 190 Ω				· IIIA
I <sub>DD(ON)</sub>		V <sub>O</sub> = 1.4 V	-	14	16	
		OUT0 to 7 = ON				
%/dV <sub>O</sub>	Output current vs. outputvoltage regulation (1) (3)	V <sub>O</sub> from 1 V to 3 V;	-	0.1	-	10/ 0/1
%/dV <sub>DD</sub>	Output current vs. supply voltage regulation (1) (4)	V <sub>DD</sub> from 3 V to 5.5 V	-	1	-	%/V
Δl <sub>OL</sub>	Output current precision: device to device (1)	$V_{O} = 0.3 \text{ V}; R_{EXT} = 3.9 \text{ k}\Omega$	-	-	±6	%
Δl <sub>OL1</sub>	(4) (5)	V <sub>O</sub> = 0.7 V	-	±1.5	±4	0/
Δl <sub>OL2</sub>	Output current precision: channel to channel (1) (5)	V <sub>O</sub> = 1.4 V; R <sub>EXT</sub> = 190 Ω	-	±1.2	±4	%
I <sub>Oleak</sub>	Single output leakage current	V <sub>O</sub> = 19 V OUTn = OFF	-	0.5	2	μΑ
T <sub>sd</sub>	Thermal shutdown (6)			170		°C
T <sub>sd_hys</sub>	Thermal shutdown hysteresis (6)			15		°C

<sup>1.</sup> Test with just one output ON.

2. Minimum regulation voltage @  $I_O = 50$  mA.

3. 
$$\Delta$$
  $\left( \% / V \right) = \frac{(Ion@Von3.0V) - (Ion@Von1.0V)}{(Ion@Von = 1.0V)} \times \frac{100}{3-1}$ 

3. 
$$\Delta\left(\%/V\right) = \frac{(Ion@Von3.0V) - (Ion@Von1.0V)}{(Ion@Von = 1.0V)} \times \frac{100}{3-1}$$
4.  $\Delta\left(\%/V\right) = \frac{(Ion@V_{DD} = 5.5V) - (Ion@V_{DD} = 3.0V)}{(Ion@V_{DD} = 3.0V)} \times \frac{100}{5.5-3.0}$ 

- 5. ((IOn IOavg0-7)/ IOavg0-7) x 100.
- 6. Not tested in production.

DS12963 - Rev 3 page 5/20




## 5 Switching characteristics

 $V_{DD}$  = 5 V,  $T_j$  = 25 °C,  $I_O$  = 50 mA,  $R_L$  = 60  $\Omega$ ,  $C_L$  = 10 pF,  $V_L$  = 5 V, unless otherwise specified.

**Symbol** Parameter **Conditions** Min. Max. Unit Тур.  $V_{DD}$  = 3.3 VSWx - OUTn 220 500 Propagation delay time t<sub>PLH1</sub> (OE just "0") ("L" to "H")  $V_{DD} = 5 V$ 200 500  $V_{DD} = 3.3 \text{ V}$ 90 250 OE - OUTn Propagation delay time t<sub>PLH2</sub> (SWx just "1") ("L" to "H")  $V_{DD} = 5 V$ 100 250  $V_{DD} = 3.3 \text{ V}$ 250 100 SWx - OUTn Propagation delay time t<sub>PHL1</sub> (OE just "0") ("H" to "L")  $V_{DD} = 5 V$ 100 250  $V_{DD} = 3.3 \text{ V}$ 220 500 OE - OUTn Propagation delay time t<sub>PHL2</sub> (SWx just "1") ("H" to "L")  $V_{DD} = 5 V$ 220 500  $V_{DD} = 3.3 \text{ V}$ 430 600 OUTn Current rise time.  $t_{ON}$ Evaluated as OUTn falling time  $V_{DD} = 5 V$ 400 600  $V_{DD} = 3.3 \text{ V}$ 430 600 OUTn current fall time. t<sub>OFF</sub> Evaluated as OUTn rising time  $V_{DD} = 5 V$ 400 600

**Table 5. Switching characteristics** 






DS12963 - Rev 3 page 6/20



Figure 4.  $t_{\text{PLH}}$  -  $t_{\text{PHL}}$  time evaluation



DS12963 - Rev 3 page 7/20



## 6 Internal block diagram

Inputs  $\overline{\text{OE}}$  and SWx terminals have pull-up and pull-down connection respectively:





Figure 6. SWx Terminals



DS12963 - Rev 3 page 8/20



## 7 The switch output control

All switch inputs (SWx) are pulled down by a 300 k $\Omega$ . If the generic SWx pin is left floating or connected to GND or polarized at low logic level, the corresponding outputs will be in OFF condition. If SWx pin is connected to  $V_{DD}$  or polarized at high logic level, the corresponding outputs will be in ON condition. See below the complete truth table:

Table 6. Switches output control

Switch inputs	Outputs controlled (ON/OFF)
SW1	OUT0 and OUT1 simultaneously
SW2	OUT2 and OUT3 simultaneously
SW3	OUT4 and OUT5 simultaneously
SW4	OUT6 and OUT7 simultaneously

Table 7. Switches versus output truth table

SW4	SW3	SW2	SW1	OE	Out0	Out1	Out2	Out3	Out4	Out5	Out6	Out7
0	0	0	0	х	off							
0	0	0	1	0	on	on	off	off	off	off	off	off
0	0	1	0	0	off	off	on	on	off	off	off	off
0	0	1	1	0	on	on	on	on	off	off	off	off
0	1	0	0	0	off	off	off	off	on	on	off	off
0	1	0	1	0	on	on	off	off	on	on	off	off
0	1	1	0	0	off	off	on	on	on	on	off	off
0	1	1	1	0	on	on	on	on	on	on	off	off
1	0	0	0	0	off	off	off	off	off	off	on	on
1	0	0	1	0	on	on	off	off	off	off	on	on
1	0	1	0	0	off	off	on	on	off	off	on	on
1	0	1	1	0	on	on	on	on	off	off	on	on
1	1	0	0	0	off	off	off	off	on	on	on	on
1	1	0	1	0	on	on	off	off	on	on	on	on
1	1	1	0	0	off	off	on	on	on	on	on	on
1	1	1	1	0	on							
х	х	х	х	1	off							

DS12963 - Rev 3 page 9/20



## 8 LED current settings

The current drawn each OUTn channel is set by R<sub>SET</sub> resistor value according to the following formula:

$$I_{OUT} = 1.2/Rext * 16$$


#### Driver headroom voltage

In order to correctly regulate the channel current, a minimum output voltage (V<sub>HEADROOM</sub>) across each current generator must be guaranteed.

Figure 7, shows the minimum V<sub>HEADROOM</sub> slightly less than the target value (output MOS transistor in triode region).

If the  $V_{\mbox{\scriptsize HEADROOM}}$  is lower than the minimum recommended, the regulation of a current is lower than the expected one. However an excess of  $V_{\mbox{\scriptsize HEADROOM}}$  increases the power dissipation.





Vheadroom min. [mV]

DS12963 - Rev 3 page 10/20



### 9 Typical application

LED common rail voltage Supply voltage OUT0 OUT7 SW VDD SW2 Direct outputs control by external SW3 **LED8102S** switches SW4 R-EXT ŌĒ GND Current setting resistor

Figure 8. Typical application circuit

#### Typical application circuit

The figure above shows a typical application schematic for ALED8102S, Cled value depends on common rail voltage connection length and driver total output current, typically it is around 47  $\mu$ F; Cin is about 1  $\mu$ F; current setting resistor depends on outputs current set (ex. with R<sub>EXT</sub> = 386  $\Omega \rightarrow$  I<sub>O</sub>  $\approx$  50 mA). The external programming resistor between R-EXT and GND should be connected as close as possible to the device.

To have proper device functionality it is strongly suggested to follow a correct power-up sequence:  $V_{DD}$  and  $V_{LED}$  power supplies must be provided simultaneously or at least,  $V_{DD}$  must be connected before  $V_{LED}$  to activate all internal digital control blocks earlier than LEDs power supply. If  $V_{LED}$  anticipates driver  $V_{DD}$ , this could result in a visible flash on connected LEDs (output stage undesired activation).

#### **Device thermal management**

The aim of this section is just to provide some recommendation that can be useful in designing the application PCB for a better power dissipation:

- To decrease the device working temperature it is necessary solder the package exposed pad to the board.
- For better thermal performances at least a 4 layers (e.g. 2S2P) PCB should be used.
- The copper area below the package thermal pad should be enlarged as much as possible also outside the
  package perimeter (using the package sides without pins)
- A reasonable number of vias must connect the copper area below the package to all available PCB layers
  especially just below the device package (e.g. 3x3 or 4x3 vias array) but also outside package perimeter.
   Smaller and closely spaced vias is a good solution. Best implementation is represented by copper filled vias.
- On each inner layers a copper area must be provided for dissipation (wider it's better, if possible at least 4 times or more the package dimensions). A good condition is to have at least a power layer as an entire copper area (e.g. GND layer)
- Traces for pins connection must be enlarged as much as layout constrains allow
- Several devices in power dissipation on the same board must be adequately spaced.

Figure 3 shows, once the maximum power dissipation is fixed, which ambient temperature range can be covered according to maximum junction temperature and package thermal resistance: 37.5 °C/W for HTSSOP16 on Jedec PCB (2S2P) and conditions. With same thermal resistance, figure 4 shows the junction temperature as a function of ambient temperature considering 1 W of power dissipation.

DS12963 - Rev 3 page 11/20





Figure 9. Power dissipation rating vs ambient temperature ( $R_{th}$  = 37.5 °C/W; Tj = 125 °C)





DS12963 - Rev 3 page 12/20



## 10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS12963 - Rev 3 page 13/20



### 10.1 HTSSOP16 package information

0,25 mm GAUGE PLANE E2 H, 8 🞞 **—** \_ 000 C ш ш ш **\_\_\_\_** 16 1 💷 PIN 1 IDENTIFICATION 7419276\_B

Figure 11. HTSSOP16 exposed pad package outline

Table 8. HTSSOP16 exposed pad mechanical data

Dim.	mm.					
	Min.	Тур.	Max			
Α			1.20			
A1			0.15			
A2	0.80	1.00	1.05			
b	0.19		0.30			
С	0.09		0.20			
D	4.90	5.00	5.10			
D1	2.80	3.00	3.20			
E	6.20	6.40	6.60			
E1	4.30	4.40	4.50			
E2	2.80	3.00	3.20			
е		0.65				
L	0.45	0.60	0.75			
L1		1.00				
k	0.00		8.00			
aaa			0.10			

DS12963 - Rev 3 page 14/20



## 10.2 HTSSOP16 packing information

Figure 12. HTSSOP16 tape and reel outline

Note: Drawing not in scale

Table 9. HTSSOP16 tape and reel mechanical data

Dim.		mm.	
	Min.	Тур.	Max.
Α			330
С	12.8		13.2
D	20.2		
N	60		
Т			22.4
Ao	6.7		6.9
Во	5.3		5.5
Ko	1.6		1.8
Ро	3.9		4.1
Р	7.9		8.1

DS12963 - Rev 3 page 15/20



## **Revision history**

Table 10. Document revision history

Date	Revision	Changes
29-Apr-2019	1	First release.
06-Apr-2020	2	Minor text changed in description on the cover page.  Updated footnote <sup>(4)</sup> .
26-Feb-2021	3	Updated: - Features and description on the cover page Figure 1 and Figure 7 Table 2, Table 3, Switching characteristics and Section 8.

DS12963 - Rev 3 page 16/20



### **Contents**

1	Pin description	2
2	Simplified internal block diagram	3
3	Absolute maximum ratings	
	3.1 Thermal characteristics	4
4	Electrical characteristics	5
5	Switching characteristics	6
6	Internal block diagram	8
7	Register description	9
8	LED current settings	10
9	Typical application	11
10	Package information	13
	10.1 HTSSOP16 package information	14
	10.2 HTSSOP16 packing information	15
Rev	vision history	16



## **List of tables**

Table 1.	Pin description	2
	Absolute maximum ratings	
Table 3.	Thermal characteristics	1
Table 4.	Electrical characteristics	5
Table 5.	Switching characteristics	3
Table 6.	Switches output control	9
Table 7.	Switches versus output truth table	9
Table 8.	HTSSOP16 exposed pad mechanical data	1
Table 9.	HTSSOP16 tape and reel mechanical data	5
Table 10.	Document revision history	3



# **List of figures**

Figure 1.	Pinout for HTSSOP16	. 2
Figure 2.	LED8102S simplified block diagram	. 3
Figure 3.	t <sub>ON</sub> - t <sub>OFF</sub> time evaluation	. 6
Figure 4.	t <sub>PLH</sub> - t <sub>PHL</sub> time evaluation	. 7
Figure 5.	OE Terminal	. 8
Figure 6.	SWx Terminals	. 8
Figure 7.	Minimum V <sub>headroom</sub> vs. I <sub>OUT</sub> (T <sub>J</sub> = 25 °C)	10
Figure 8.	Typical application circuit	11
Figure 9.	Power dissipation rating vs ambient temperature (R <sub>th</sub> = 37.5 °C/W; Tj = 125 °C)	12
Figure 10.	Junction temperature vs ambient temperature (R <sub>th</sub> = 37.5°C/W; Pd = 1 W)	12
Figure 11.	HTSSOP16 exposed pad package outline	14
Figure 12.	HTSSOP16 tape and reel outline	15



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS12963 - Rev 3 page 20/20