

# 8-Mbit (512 K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

☐ Industrial: –40 °C to +85 °C ☐ Automotive-E: –40 °C to +125 °C

■ Wide voltage range: 4.5 V-5.5 V

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA (Industrial)

■ Ultra low active power

□ Typical active current: 1.8 mA at f = 1 MHz

■ Ultra low standby power

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

Available in Pb-free 44-pin TSOP II and 48-ball VFBGA package

### **Functional Description**

The CY62157E is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode

when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW or both  $\overline{BHE}$  and  $\overline{BLE}$  are HIGH). The input or output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when:

- Deselected (CE<sub>1</sub>HIGH or CE<sub>2</sub> LOW)
- Outputs are disabled (OE HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH and WE LOW)


To write to the device, take Chip Enable ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

To read from the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 12 for a complete description of read and write modes.

The CY62157E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

### **Logic Block Diagram**







## **Contents**

Product Portfolio	3
Pin Configurations	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	
Acronyms	16
Document Conventions	
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	



### **Product Portfolio**

					_			Power Di	ssipation		
Product	Pango	Vc	CC Range (V) Speed (ns) Op		Operating	I <sub>CC</sub> , (mA	Standby I (A)				
Product	Range				(,	f = 1 MHz		f = f <sub>max</sub>		Standby, I <sub>SB2</sub> (μA)	
		Min	Typ <sup>[1]</sup>	Max		Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max
CY62157ELL	Industrial	4.5	5.0	5.5	45	1.8	3	18	25	2	8
CY62157ELL	Automotive	4.5	5.0	5.5	55	1.8	4	18	35	2	30

### **Pin Configurations**

Figure 1. 44-pin TSOP II pinout [2, 3]

### **Top View**





Figure 2. 48-ball VFBGA pinout [2] **Top View** 



- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 2. NC pins are not connected on the die.
  3. The 44-pin TSOP II package has only one chip enable (CE) pin.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature ......-65 °C to + 150 °C Ambient Temperature with Supply Voltage to Ground Potential ......-0.5 V to 6.0 V DC Voltage Applied to Outputs in High Z State <sup>[4, 5]</sup> ......–0.5 V to 6.0 V DC Input Voltage [4, 5] ......-0.5 V to 6.0 V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	
(MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	> 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62157ELL	Industrial	–40 °C to +85 °C	4.5 V to 5.5 V
	Automotive	–40 °C to +125 °C	

### **Electrical Characteristics**

Over the Operating Range

D	December 1	Pagarintian Test Conditions		45	45 ns (Industrial)			55 ns (Automotive)		
Parameter	Description	lest Co	Test Conditions		<b>Typ</b> <sup>[7]</sup>	Max	Min	<b>Typ</b> <sup>[7]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.4	_	-	2.4	_	_	V
	Voltage	V <sub>CC</sub> = 5.5 V	$I_{OH} = -0.1 \text{ mA}$	_	_	3.4 <sup>[8]</sup>	-	_	3.4 <sup>[8]</sup>	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		_	_	0.4	_	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 4.5 \text{ V to 5}$	.5 V	2.2	_	V <sub>CC</sub> + 0.5	2.2	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage	$V_{CC} = 4.5 \text{ V to 5}$	.5 V	-0.5	_	0.8	-0.5	_	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$	<b>–</b> 1	_	+1	-4	-	+4	μА	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CO}$	, Output Disabled	<b>–1</b>	_	+1	-4	_	+4	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$ $I_{OUT} = 0 \text{ mA}$	_	18	25	1	18	35	mA
	Supply Current	f = 1 MHz	TI <sub>OUT</sub> = 0 mA CMOS levels	_	1.8	3	-	1.8	4	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE Power Down Current – CMOS Inputs		-	2	8	I	2	30	μА	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE Power Down Current – CMOS Inputs	or (BHE and BLE	$\begin{array}{l} \text{V or CE}_2 \leq 0.2 \text{ V} \\ \stackrel{=}{\text{E}} ) \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V or V}_{\text{IN}} \leq 0.2 \text{ V}, \\ \text{(max)} \end{array}$	_	2	8	_	2	30	μА

- Notes
   V<sub>IL.(min)</sub> = -2.0 V for pulse durations less than 20 ns for I < 30 mA.</li>
   V<sub>IH.(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Please note that the maximum V<sub>OH</sub> limit doesnot exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5V, please refer to Application Note AN6081 for technical details and options you may consider.
- 9. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [10]	Description	Description Test Conditions			
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF	
C <sub>OUT</sub>	Output capacitance		10	pF	

### **Thermal Resistance**

Parameter [10]	Description	Test Conditions	44-pin TSOP II	48-ball VFBGA	Unit
$\Theta_{\sf JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	77	72	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13	8.86	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



Parameters	Values	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V

Note
10. Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [11]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention			2	_	-	V
I <sub>CCDR</sub> <sup>[12]</sup>	Data Retention Current	$V_{CC} = 2 \text{ V}, \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$ Industrial $CE_2 \le 0.2 \text{ V or}$		_	_	8	μА
		$CE_2 \le 0.2 \text{ V or} \ (BHE \text{ and } BLE) \ge V_{CC} - 0.2 \text{ V}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V}$	Automotive	_	-	30	
t <sub>CDR</sub> <sup>[13]</sup>	Chip Deselect to Data Retention Time			0	_	_	ns
t <sub>R</sub> <sup>[14]</sup>	Operation Recovery Time		CY62157ELL-45	45	_	_	ns
			CY62157ELL-55	55	_	_	

### **Data Retention Waveform**

Figure 4. Data Retention Waveform [15]



<sup>11.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

12. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

13. Tested initially and after any design or process changes that may affect these parameters.

14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

15. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



### **Switching Characteristics**

Over the Operating Range

Parameter [16, 17]	De a suinti a u	45 ns (Ir	ndustrial)	55 ns (Au	111:0:4	
Parameter [10, 11]	Description	Min	Max	Min	Max	Unit
Read Cycle		-	1	<u> </u>		
t <sub>RC</sub>	Read Cycle Time	45	_	55	_	ns
t <sub>AA</sub>	Address to Data Valid	_	45	_	55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10	_	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[18]</sup>	5	_	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[18, 19]</sup>	_	18	_	20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[18]</sup>	10	_	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[18, 19]</sup>	_	18	_	20	ns
t <sub>PU</sub>	CE₁ LOW and CE₂ HIGH to Power Up	0	_	0	_	ns
t <sub>PD</sub>	CE₁ HIGH and CE₂ LOW to Power Down	_	45	_	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid	_	45	_	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[18]</sup>	10	_	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[18, 19]</sup>	_	18	_	20	ns
Write Cycle [20, 2	i]	·	•			
t <sub>WC</sub>	Write Cycle Time	45	_	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	35	_	40	_	ns
t <sub>AW</sub>	Address Setup to Write End	35	_	40	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	0	_	ns
t <sub>SA</sub>	Address Setup to Write Start	0	_	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	35	_	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	35	_	40	_	ns
t <sub>SD</sub>	Data Setup to Write End	25	_	25	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19]</sup>	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18]</sup>	10	-	10	_	ns

 <sup>16.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the AC Test Loads and Waveforms on page 5.
 17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

<sup>18.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

19. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

20. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates

<sup>21.</sup> The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{\text{ND}}$  and  $t_{\text{HZWE}}$ .



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [22, 23]





Figure 6. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled) [23, 24]



<sup>22.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ .


<sup>23.</sup> WE is HIGH for read cycle.

<sup>24.</sup> Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.



### Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)  $^{[25,\ 26,\ 27]}$ 



<sup>25.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>26.</sup> Data I/O is high impedance if  $\overline{OE}$  = V<sub>IH</sub>.


27. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  = V<sub>IH</sub>, the output remains in a high impedance state.

28. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)

Figure 8. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [29, 30, 31]



<sup>29.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>30.</sup> Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

31. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

32. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[33,\ 34]}$ 





Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [33]



- 33. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

  34. The minimum write cycle pulse width should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.

  35. During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	ŌĒ	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[36]</sup>	Х	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[36]</sup>	L	X	X	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[36]</sup>	X <sup>[36]</sup>	Х	X	Н	Н	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Η	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

<sup>36.</sup> The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157ELL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	Industrial
55	CY62157ELL-55ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive
	CY62157ELL-55BVXE	51-85150	48-ball VFBGA (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H

BOTTOM VIEW

ø0.05 MC

Ø0.25 M C A B

Ø0.30±0.05(48X)

0001000

00000

⊕ 0 0 0 ⊕ ⊕○ 0 0 0 0 0

1.875

0.75

6.00±0.10

A1 CORNER

С

D

Ε


G

Н



### Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087





# **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
RAM	Random Access Memory			
SRAM	Static Random Access Memory			
TTL	Transistor-Transistor Logic			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
μs	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



# **Document History Page**

Occument Number: 38-05695					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	291273	See ECN	PCI	New data sheet.	
*A	457689	See ECN	NXR	Added Automotive Product Removed Industrial Product Removed 35 ns and 45 ns speed bins Removed "L" bin Updated AC Test Loads table Corrected t <sub>R</sub> in Data Retention Characteristics from 100 µs to t <sub>RC</sub> ns Updated the Ordering Information and replaced the Package Name columwith Package Diagram	
*B	467033	See ECN	NXR	Added Industrial Product (Final Information) Removed 48 ball VFBGA package and its relevant information Changed the $I_{CC(typ)}$ value of Automotive from 2 mA to 1.8 mA for f = 1MFChanged the $I_{SB2(typ)}$ value of Automotive from 5 $\mu$ A to 1.8 $\mu$ A Modified footnote #4 to include current limit Updated the Ordering Information table	
*C	569114	See ECN	VKN	Added 48 ball VFBGA package Updated Logic Block Diagram Added footnote #3 Updated the Ordering Information table	
*D	925501	See ECN	VKN	Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #14 related AC timing parameters	
*E	1045801	See ECN	VKN	Converted Automotive specs from preliminary to final	
*F	2934396	06/03/10	VKN	Added footnote #23 related to chip enable Updated package diagrams Updated template.	
*G	3110053	12/14/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.	
*H	3269641	05/30/2011	RAME	Removed the note "For best practice recommendations, please refer to the Cypress application note AN1064, SRAM System Guidelines." and its reference in Functional Description. Updated Electrical Characteristics. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated in new template.	
*	4013958	06/05/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " $V_{CC}$ = 5.5 V, $I_{OH}$ = -0.1 mA" for $V_{OH}$ parameter and added maximum value corresponding to that Test Condition Added Note 8 and referred the same note in maximum value for $V_{OH}$ parameter corresponding to Test Condition " $V_{CC}$ = 5.5 V, $I_{OH}$ = -0.1 mA". Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E.	
*J	4102449	08/22/2013	VINI	Updated Switching Characteristics: Updated Note 17. Updated in new template.	



# **Document History Page** (continued)

Document Title: CY62157E MoBL <sup>®</sup> , 8-Mbit (512 K × 16) Static RAM Document Number: 38-05695					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
*K	4410589	06/17/2014		Updated Switching Characteristics: Added Note 21 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 34 and referred the same note in Figure 9. Completing Sunset Review.	
*L	4576475	11/21/2014	VINI	Added related documentation hyperlink in page 1.	



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05695 Rev. \*L