

# 4-Mbit (512K words × 8 bit) Static RAM with PowerSnooze™ and Error Correcting Code (ECC)

#### **Features**

- High speed
  - $\square$  Access time (t<sub>AA</sub>) = 10 ns / 15 ns
- Ultra-low power Deep-Sleep (DS) current
  □ I<sub>DS</sub> = 15 µA
- Low active and standby currents
  - □ Active Current I<sub>CC</sub> = 38-mA typical
  - ☐ Standby Current I<sub>SB2</sub> = 6-mA typical
- Wide operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- Embedded ECC for single-bit error correction
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- 1.0-V data retention
- TTL- compatible inputs and outputs
- Available in Pb-free 44-pin TSOP II, and 36-pin (400-mil) molded SOJ

# **Functional Description**

The CY7S1049G/CY7S1049GE<sup>[1]</sup> is a high-performance PowerSnooze<sup>™</sup> static RAM organized as 512K words × 8 bits. This device features fast access times (10 ns) and a unique

ultra-low power Deep-Sleep mode. With Deep-Sleep mode currents as low as  $15\,\mu\text{A}$ , the CY7S1049G/CY7S1049GE devices combine the best features of fast and low-power SRAMs in industry-standard package options. The device also features embedded ECC. logic which can detect and correct single-bit errors in the accessed location.

Deep-Sleep input (DS) must be deasserted HIGH for normal operating mode.

To perform data writes, assert the Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW, and provide the data and address on device data pins (I/O<sub>0</sub> through I/O<sub>7</sub>) and address pins (A<sub>0</sub> through A<sub>18</sub>) respectively.

To perform data reads, assert the Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  inputs LOW and provide the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>7</sub>).

The device is placed in a low-power Deep-Sleep mode when the Deep-Sleep input  $(\overline{DS})$  is asserted LOW. In this state, the device is disabled for normal operation and is placed in a low power data retention mode. The device can be activated by deasserting the Deep-Sleep input  $(\overline{DS})$  to HIGH.

The CY7S1049G is available in 44-pin TSOP II, and 36-pin Molded SOJ (400 Mils).


#### **Product Portfolio**

					F	ower Di	ssipatio	n	
Product <sup>[2]</sup>	Range	V <sub>CC</sub> Range (V)	Speed (ns)	f = f <sub>max</sub>		Standby, I <sub>SB2</sub> (mA)		Deep-Sleep current (μA)	
				<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max
CY7S1049G(E)18	Industrial	1.65 V–2.2 V	15	_	40	6	8	_	15
CY7S1049G(E)30		2.2 V-3.6 V	10	38	45				
CY7S1049G(E)		4.5–5.5 V	10	38	45				


- 1. This device does not support automatic write back on error detection.
- 2. ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information for details.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.



# Logic Block Diagram - CY7S1049G



# Logic Block Diagram - CY7S1049GE





## **Contents**

Pin Configurations	4
Maximum Ratings	6
Operating Range	6
DC Electrical Characteristics	
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
Deep-Sleep Mode Characteristics	10
AC Switching Characteristics	11
Switching Waveforms	12
Truth Table	16
FRR Output - CY7S1049GF	16

Ordering Information	17
Ordering Code Definitions	17
Package Diagrams	
Acronyms	19
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	21
Cypress Developer Community	
Technical Support	



# **Pin Configurations**

Figure 1. 44-pin TSOP II pinout without ERR [4]





Figure 2. 44-pin TSOP II pinout with ERR [4, 5]



- 4. NC pins are not connected internally to the die.
- 5. ERR is an output pin.



### Pin Configurations (continued)

Figure 3. 36-pin SOJ pinout without ERR [6]




Figure 4. 36-pin SOJ pinout with ERR [6, 7]



- 6. NC pins are not connected internally to the die.
- 7. ERR is an output pin.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ...... -65 °C to +150 °C Ambient temperature with power applied ...... -55 °C to +125 °C Supply voltage

on  $V_{CC}$  relative to GND [8] .....-0.5 V to  $V_{CC}$  + 0.5 V DC voltage applied to outputs

One and the Person
Latch-up current > 140 mA
Static discharge voltage (MIL-STD-883, Method 3015)> 2001 V
Current into outputs (LOW)20 mA
DC input voltage $^{[8]}$ –0.5 V to V <sub>CC</sub> + 0.5 V

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

#### **DC Electrical Characteristics**

Over the Operating Range of –40  $^{\circ}$ C to +85  $^{\circ}$ C

D	Description		T4	T4 O		10 ns/ 15 ns		
Parameter	Des	cription	lest	Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub>	= -0.1 mA	1.4	_	_	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub>	= -1.0 mA	2	_	_	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub>	= -4.0 mA	2.4	_	_	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub>	= -4.0 mA	2.4	_	_	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub>	= -0.1 mA	$V_{\rm CC} - 0.5^{[10]}$	-	_	
V <sub>OL</sub>	Output LOW	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub>	= 0.1 mA	_	_	0.2	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub>	= 2 mA	_	_	0.4	
		2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OL}$	= 8 mA	_	_	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub>	= 8 mA	_	_	0.4	
V <sub>IH</sub> <sup>[8, 11]</sup>	Input HIGH	1.65 V to 2.2 V	_		1.4	_	V <sub>CC</sub> + 0.2	V
	voltage	2.2 V to 2.7 V	_		2	_	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V	_		2	_	V <sub>CC</sub> + 0.3	
		4.5 V to 5.5 V	_		2	_	V <sub>CC</sub> + 0.5	
V <sub>IL</sub> [8, 11]	Input LOW	1.65 V to 2.2 V	_		-0.2	_	0.4	V
	voltage	2.2 V to 2.7 V	_		-0.3	_	0.6	
		2.7 V to 3.6 V	_		-0.3	_	0.8	
		4.5 V to 5.5 V	_		-0.5	_	0.8	
I <sub>IX</sub>	Input leakage	current	GND ≤ V <sub>IN</sub> ≤ V	CC	-1	_	+1	μΑ
I <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤	V <sub>CC</sub> , Output disabled	-1	_	+1	μΑ
I <sub>CC</sub>			V <sub>CC</sub> = Max,	f = 100 MHz	_	38	45	mA
		supply current	I <sub>OUT</sub> = 0 mA, CMOS levels	f = 66.7 MHz	_	_	40	
I <sub>SB1</sub>	Standby currer	nt – TTL inputs	$\begin{array}{c} \text{Max V}_{\text{CC}},  \overline{\text{CE}} \geq \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}  \text{or}  \text{V}_{\text{IN}} \end{array}$	$V_{IH}$ , $V_{IL}$ , $f = f_{MAX}$	_	-	15	mA

- 8.  $V_{IL}$  (min) = -2.0 V and  $V_{IH}$  (max) =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.
- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC}$  = 3 V (for  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A$  = 25 °C.
- 10. Guaranteed by design and not tested.
- 11. For the  $\overline{\rm DS}$  pin, V<sub>IH</sub> (min) is V<sub>CC</sub> 0.2 V and V<sub>IL</sub> (max) is 0.2 V.



# DC Electrical Characteristics (continued)

Over the Operating Range of –40  $^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ 

Parameter	Description	Test Conditions	10	Unit		
Farailletei	Description	rest conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Oiiit
I <sub>SB2</sub>		Max V <sub>CC</sub> , $\overline{CE} \ge V_{CC} - 0.2 \text{ V}$ , $\overline{DS} \ge V_{CC} - 0.2 \text{ V}$ , $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $V_{IN} \le 0.2 \text{ V}$ , f = 0	_	6	8	mA
I <sub>DS</sub>	Deep-Sleep current	$\begin{array}{l} \text{Max V}_{CC}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, \overline{DS} \leq 0.2 \text{ V}, \\ V_{\text{IN}} \geq V_{CC} - 0.2 \text{ V}, \overline{DS} \leq 0.2 \text{ V}, \\ \text{f} = 0 \end{array}$	_	-	15	μA

# Capacitance

Parameter [12]	Description	Test Conditions	All packages	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{\text{CC(typ)}}$	10	pF
C <sub>OUT</sub>	I/O capacitance		10	pF

### **Thermal Resistance**


Parameter [12]	Description	Test Conditions	36-pin SOJ Package	44-pin TSOP II Package	Unit
U/A		Still air, soldered on a 3 $\times$ 4.5 inch, four layer printed circuit board	59.52	68.85	°C/W
- 30	Thermal resistance (junction to case)		31.48	15.97	°C/W

Note
12. Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**

Figure 5. AC Test Loads and Waveforms [13]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	V <sub>CC</sub> /2	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3.0	3.0	V

#### Note

13. Full-device AC operation assumes a 100- $\mu$ s ramp time from 0 to  $V_{CC(min)}$  or 100- $\mu$ s wait time after  $V_{CC}$  stabilization.




#### **Data Retention Characteristics**

Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Conditions [14]	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention	_	1.0	-	V
I <sub>CCDR</sub>	Data retention current	$\begin{aligned} &V_{CC} = V_{DR}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, \overline{DS} \geq V_{CC} - 0.2 \text{ V}, \\ &V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \end{aligned}$	_	8	mA
t <sub>CDR</sub> <sup>[15]</sup>	Chip deselect to data retention time	_	0	_	ns
t <sub>R</sub> <sup>[15, 16]</sup>	Operation recovery time	2.2 V < V <sub>CC</sub> ≤ 5.5 V	10	-	ns
		V <sub>CC</sub> ≤ 2.2 V	15	_	ns

### **Data Retention Waveform**

Figure 6. Data Retention Waveform [16]



Notes\_
14. DS signal must be HIGH during Data Retention Mode.
15. These parameters are guaranteed by design.
16. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100$  μs or stable at  $V_{CC(min.)} \ge 100$  μs.



# **Deep-Sleep Mode Characteristics**

Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
I <sub>DS</sub>	Deep-Sleep mode current	$V_{CC} = V_{CC} \text{ (max)}, \overline{DS} \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	15	μA
t <sub>PDS</sub> <sup>[17]</sup>	Minimum time for $\overline{\text{DS}}$ to be LOW for part to successfully exit Deep-Sleep mode		100	-	ns
t <sub>DS</sub> <sup>[18]</sup>	DS assertion to Deep-Sleep mode transition time	_	_	1	ms
t <sub>DSCD</sub> <sup>[17]</sup>	DS deassertion to chip disable	If $t_{PDS} \ge t_{PDS(min)}$	_	100	μS
		If t <sub>PDS</sub> < t <sub>PDS(min)</sub>	_	0	μS
t <sub>DSCA</sub>	DS deassertion to chip access	If $t_{PDS} \ge t_{PDS(min)}$	300	-	μS
	(Active/Standby)	If t <sub>PDS</sub> < t <sub>PDS(min)</sub>			

Chip Allowed Not Allowed Access Allowed ENABLE/ ENABLE/ CE DON'T CARE DISABLE DISABLE DISABLE  $t_{\text{PDS}}$ DS  $\mathsf{t}_{\mathsf{DS}}$  $t_{DSCD}$  $t_{\text{DSCA}} \\$ Active/Standby Active/Standby Standby Standby Mode Deep Sleep Mode Mode Mode Mode Mode

Figure 7. Active, Standby, and Deep-Sleep Operation Modes

<sup>18.</sup> After assertion of  $\overline{DS}$  signal, device will take a maximum of  $t_{DS}$  time to stabilize to Deep-Sleep current  $I_{DS}$ . During this period,  $\overline{DS}$  signal must continue to be asserted to logic level LOW to keep the device in Deep-Sleep mode.



### **AC Switching Characteristics**

Over the Operating Range of -40 °C to +85 °C

Parameter [19]	B	10	ns	15 ns		
Parameter [10]	Description	Min Max		Min Max		Unit
Read Cycle			1	•	•	
t <sub>RC</sub>	Read cycle time	10	_	15	_	ns
t <sub>AA</sub>	Address to data valid	_	10	_	15	ns
t <sub>OHA</sub>	Data hold from address change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid	_	10	_	15	ns
t <sub>DOE</sub>	OE LOW to data valid	_	4.5	_	8	ns
t <sub>LZOE</sub>	OE LOW to low impedance [20, 21, 22]	0	-	0	_	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z [20, 21, 22]	_	5	_	8	ns
t <sub>LZCE</sub>	CE LOW to low impedance [20, 21, 22]	3	_	3	_	ns
t <sub>HZCE</sub>	CE HIGH to HI-Z [20, 21, 22]	_	5	_	8	ns
t <sub>PU</sub>	CE LOW to power-up [22]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [22]	_	10	_	15	ns
Write Cycle [23	, 24]		1	•	-	_
t <sub>WC</sub>	Write cycle time	10	_	15	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	12	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	12	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low impedance [20, 21, 22]	3	_	3	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z [20, 21, 22]	_	5	_	8	ns

<sup>19.</sup> Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3 V). Test conditions for the read cycle use output loading shown in part (a) of Figure 5 on page 8, unless specified otherwise.

20. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>LZWE</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 8. Transition is measured ±200 mV from steady state voltage.

21. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

22. These parameters are guaranteed by design.

<sup>23.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{DS} = V_{IH}$  and  $\overline{WE}$ ,  $\overline{CE}$ , signals must be LOW and  $\overline{DS}$  must be HIGH to initiate a write, and a HIGH transition of any of  $\overline{WE}$ ,  $\overline{CE}$ , signals or LOW transition on  $\overline{DS}$  signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>24.</sup> The minimum write pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 8. Read Cycle No. 1 of CY7S1049G (Address Transition Controlled) [25, 26, 27]





Figure 9. Read Cycle No. 2 of CY7S1041GE (Address Transition Controlled)  $^{[25,\ 26,\ 27]}$ 



<sup>25.</sup> The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ .


<sup>26.</sup>  $\overline{\text{WE}}$  is HIGH for read cycle.

<sup>27.</sup>  $\overline{\text{DS}}$  is HIGH for chip access.



# Switching Waveforms (continued)

Figure 10. Read Cycle No. 3 ( $\overline{\text{OE}}$  Controlled) [28, 29, 30]



Notes 28. WE is HIGH for read cycle.

29. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.

30. DS must be HIGH for chip access



## Switching Waveforms (continued)

Figure 11. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled) [31, 32, 33]





Figure 12. Write Cycle No. 2 (WE Controlled, OE LOW) [31, 32, 33, 34]



- 31. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{DS} = V_{IH}$  and  $\overline{WE}$ ,  $\overline{CE}$  signals must be LOW and  $\overline{DS}$  must be HIGH to initiate a write, and a HIGH transition of any of  $\overline{WE}$ ,  $\overline{CE}$  signals or LOW transition on  $\overline{DS}$  signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 32. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
- 33.  $\overline{\text{DS}}$  must be HIGH for chip access.
- 34. The minimum write pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# Switching Waveforms (continued)

Figure 13. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled)  $^{[35,\ 36,\ 37]}$ ADDRESS t<sub>HZOE</sub> DATA<sub>IN</sub> VALID

<sup>35.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{DS} = V_{IH}$  and  $\overline{WE}$ ,  $\overline{CE}$ , signals must be LOW and  $\overline{\text{DS}}$  must be HIGH to initiate a write, and a HIGH transition of any of  $\overline{\text{WE}}$ ,  $\overline{\text{CE}}$ , signals or LOW transition on  $\overline{\text{DS}}$  signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>36.</sup> Data I/O is in HI-Z state if  $\overline{CE}$  =  $V_{IH}$ , or  $\overline{OE}$  =  $V_{IH}$  or  $\overline{DS}$  =  $V_{IL}$ . 37.  $\overline{DS}$  must be HIGH for chip access.

<sup>38.</sup> During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

DS	CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Н	X <sup>[39]</sup>	X <sup>[39]</sup>	HIGH-Z	Standby	Standby (I <sub>SB</sub> )
Н	L	L	Ι	Data out	Read all bits	Active (I <sub>CC</sub> )
Н	L	Х	L	Data in	Write all bits	Active (I <sub>CC</sub> )
Н	L	Н	Η	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L <sup>[40]</sup>	Х	Х	Х	HI-Z	Deep-Sleep	Deep-Sleep Ultra Low Power (I <sub>DS</sub> )

# ERR Output - CY7S1049GE

Output [41]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected / outputs disabled / Write operation


**Notes** 39. The input voltage levels on these pins should be either at  $V_{IH}$  or  $V_{IL}$ . 40.  $V_{IL}$  on  $\overline{DS}$  must be  $\leq 0.2$  V. 41. ERR is an Output pin.If not used, this pin should be left floating.



# **Ordering Information**

peed (ns)	Voltage Range	Ordering Code	Package Diagram		Operating Range
10	2.2 V-3.6 V	CY7S1049G30-10VXI	51-85090	36-pin SOJ	Industrial
		CY7S1049G30-10VXIT	51-85090	36-pin SOJ, Tape and Reel	
		CY7S1049GE30-10VXI	51-85090	36-pin SOJ, ERR Output	
		CY7S1049GE30-10VXIT	51-85090	36-pin SOJ, ERR Output, Tape and Reel	


### **Ordering Code Definitions**






# **Package Diagrams**

Figure 14. 36-pin SOJ V36.4 (Molded) Package Outline, 51-85090





51-85087 \*E

51-85090 \*G



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SOJ	Small-Outline J-lead
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
WE	Write Enable
ECC	Write Enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degrees Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*B	5025315	VINI	11/24/2015	Changed status from Preliminary to Final.
*C	5090263	NILE	01/18/2016	Updated Ordering Information: Updated part numbers. Completing Sunset Review.
*D	5428860	NILE	09/07/2016	Updated Functional Description: Added Note 1 and referred the same note in "CY7S1049G/CY7S1049GE". Updated Maximum Ratings: Updated Note 8 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of $V_{OH}$ parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V" and Test Condition " $V_{CC}$ = Min, $I_{OH}$ = $-4.0$ mA". Changed minimum value of $V_{IH}$ parameter from 2.2 V to 2 V corresponding Operating Range "4.5 V to 5.5 V". Updated Ordering Information: Updated part numbers. Updated to new template.



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF

cypress.com/wireless

#### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you'a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited

TO THE EXTENT PERMITTED BY APPLICABLE LAW. CYPRESS MAKES NO WARRANTY OF ANY KIND. EXPRESS OR IMPLIED. WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.