HEF4014B-Q100

8-bit static shift register Rev. 3 — 24 November 2021

Product data sheet

1. General description

The HEF4014B-Q100 is an 8-bit shift register with synchronous parallel enable. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{DD} .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 - Specified from -40 °C to +85 °C
- Wide supply voltage range from 3.0 V to 15.0 V
- CMOS low power dissipation
- High noise immunity
- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
- ESD protection:
 - MIL-STD-833, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

3. Applications

- Parallel-to-serial converter
- Serial data queueing
- General-purpose register

4. Ordering information


Table 1. Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
HEF4014BT-Q100	-40 °C to +85 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1		

nexperia


8-bit static shift register

5. Functional diagram



6. Pinning information

6.1. Pinning



6.2. Pin description

Table 2. Pin description

Symbol	Dia	Description
Symbol	Pin	Description
Q5 to Q7	2, 12, 3	output
D0 to D7	7, 6, 5, 4, 13, 14, 15, 1	parallel data input
V _{SS}	8	ground supply voltage
PE	9	parallel enable input
CP	10	clock input (LOW-to-HIGH edge-triggered)
DS	11	serial data input
V _{DD}	16	supply voltage

7. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; nD = HIGH or LOW; $\uparrow = LOW$ -to-HIGH clock transition; $\downarrow = HIGH$ -to-LOW clock transition.

Number of clock	Inputs			Outputs	Outputs			
transitions	СР	DS	PE	Q5	Q6	Q7		
Serial operation			I					
1	1	1D	L	X	Х	Х		
2	1	2D	L	X	Х	Х		
3	1	3D	L	X	Х	Х		
6	1	X	L	1D	Х	Х		
7	1	Х	L	2D	1D	Х		
8	1	Х	L	3D	2D	1D		
	\downarrow	Х	Х	no change	no change	no change		
Parallel operation								
1	1	X	Н	D5	D6	D7		
	\downarrow	Х	Х	no change	no change	no change		

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm DD}$ + 0.5 V	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
Ι _{ΟΚ}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{DD} + 0.5 V	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +85 °C	-	500	mW
Р	power dissipation	per output	-	100	mW

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	µs/V
		V _{DD} = 10 V	-	-	0.5	µs/V
		V _{DD} = 15 V	-	-	0.08	µs/V

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 V$; $V_{I} = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} = -40 °C		T _{amb} = +25 °C		T _{amb} = +85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level input voltage	I _O < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input voltage	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output voltage	I _O < 1 μΑ	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL} I	LOW-level output voltage	I _O < 1 μΑ	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{ОН}	HIGH-level output current	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		V _O = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level output current	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
		V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
կ	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μA
I _{DD}	supply current	I _O = 0 A	5 V	-	20	-	20	-	150	μA
			10 V	-	40	-	40	-	300	μA
			15 V	-	80	-	80	-	600	μA
CI	input capacitance		-	-	-	-	7.5	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

 T_{amb} = 25 °C; V_{SS} = 0 V.

Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula [1]	Min	Тур	Мах	Unit		
t _{PHL}	PHL HIGH to LOW propagation delay			CP to Qn;	5 V	103 ns + (0.55 ns/pF)C _L	-	130	260	ns
		see <u>Fig. 4</u>	10 V	44 ns + (0.23 ns/pF)C _L	-	55	110	ns		
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns		
t _{PLH}	LOW to HIGH	CP to Qn;	5 V	88 ns + (0.55 ns/pF)C _L	-	115	230	ns		
	propagation delay	see <u>Fig. 4</u>	10 V	39 ns + (0.23 ns/pF)C _L	-	50	100	ns		
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns		
t _t	transition time	Qn output;	5 V [2]	10 ns + (1.00 ns/pF)C _L	-	60	120	ns		
		see <u>Fig. 4</u>	10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns		
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns		
t _W	pulse width	CP input;	5 V		70	35	-	ns		
		minimum width;	10 V		30	15	-	ns		
		see <u>Fig. 5</u>	15 V		24	12	-	ns		
t _{su}	set-up time	PE to CP;	5 V		40	10	-	ns		
		see <u>Fig. 5</u>	10 V		25	5	-	ns		
			15 V		15	0	-	ns		
		DS to CP;	5 V		+35	-5	-	ns		
		see <u>Fig. 5</u>	10 V		+25	-5	-	ns		
			15 V		25	0	-	ns		
		Dn to CP; see <u>Fig. 5</u>	5 V		+35	-5	-	ns		
			10 V		+25	-5	-	ns		
			15 V		25	0	-	ns		
t _h	hold time PE to CP;	PE to CP;	5 V		+25	-5	-	ns		
		see <u>Fig. 5</u>	10 V		20	0	-	ns		
			15 V		15	0	-	ns		
		DS to CP;	5 V		30	15	-	ns		
		see <u>Fig. 5</u>	10 V		20	10	-	ns		
			15 V		15	7	-	ns		
		Dn to CP;	5 V		30	15	-	ns		
		see <u>Fig. 5</u>	10 V		20	10	-	ns		
		15 V		15	7	-	ns			
f _{clk(max)}	maximum clock	see Fig. 5	5 V		6	13	-	MHz		
	frequency		10 V		15	30	-	MHz		
			15 V		20	40	-	MHz		

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF). [2] t_t is the same as t_{THL} and t_{TLH} .


8-bit static shift register

Table 8. Dynamic power dissipation P_D


 P_D can be calculated from the formulas shown. $V_{SS} = 0 V$; $t_r = t_f \le 20 ns$; $T_{amb} = 25 \text{ °C}$.

Symbol	Parameter	V _{DD}	Typical formula for P_D (μ W)	Where:
PD	dynamic power	5 V	J . <u>_</u> (* 2, JJ	$f_i = input frequency in MHz;$
	dissipation	10 V	$P_{D} = 4300 \times f_{i} + \sum (f_{o} \times C_{L}) \times V_{DD}^{2}$	$f_o =$ output frequency in MHz; C _L = output load capacitance in pF;
		15 V	$P_{D} = 12000 \times f_{i} + \sum (f_{o} \times C_{L}) \times V_{DD}^{2}$	V_{DD} = supply voltage in V; $\Sigma(C_L \times f_o)$ = sum of the outputs.

11.1. Waveforms and test circuit







Set-up and hold times are shown as positive values but may be specified as negative values. Measurement points are given in <u>Table 9</u>.


Table 9. Measurement points

Supply voltage	Input	Output	
V _{DD}	V _M	V _M	
5 V to 15 V	0.5V _{DD}	0.5V _{DD}	

Fig. 5. Minimum clock pulse width, and set-up and hold times for PE to CP, DS to CP, and D to CP

HEF4014B-Q100

8-bit static shift register



Test data is given in <u>Table 10</u>.

Definitions for test circuit:

 C_L = load capacitance including jig and probe capacitance.

 R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig. 6. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input	Load	
V _{DD}	VI	t _r , t _f	CL
5 V to 15 V	V_{SS} or V_{DD}	≤ 20 ns	50 pF

12. Package outline




Fig. 7. Package outline SOT109-1 (SO16)

HEF4014B_Q100

Change notice Supersedes

-

HEF4014B_Q100 v.2

13. Abbreviations

Table 11. Abbreviations					
Acronym	Description				
CMOS	Complementary Metal-Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MIL	Military				
MM	Machine Model				

14. Revision history

Table 12. Revision historyDocument IDRelease dateData sheet statusHEF4014B_Q100 v.320211124Product data sheetModifications:• Section 1 and Section 2 updated.

Modifications.	• <u>Section 1</u> and <u>Section 2</u> updated.					
HEF4014B_Q100 v.2	20181017	Product data sheet	-	HEF4014B_Q100 v.1		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 					
HEF4014B_Q100 v.1	20130227	Product data sheet	-	-		

HEF4014B_Q100

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

HEF4014B-Q100

8-bit static shift register

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1 Gonora		
I. Genera	al description	1
2. Feature	es and benefits	1
3. Applica	ations	1
4. Orderin	ng information	1
5. Functio	onal diagram	2
6. Pinning	g information	3
6.1. Pinnir	ng	3
6.2. Pin de	escription	3
7. Functio	onal description	4
8. Limiting	g values	4
9. Recom	mended operating conditions	4
	characteristics	
10. Static	characteristics	5
10. Static 11. Dynan		5 6
 10. Static 11. Dynan 11.1. Wave 	nic characteristics	5 6 7
 Static Dynan 11.1. Wave Packa 	nic characteristics	5 6 7 9
 Static Dynan Dynan Wave Packa Abbre 	nic characteristics eforms and test circuit age outline	5 6 7 9 0
 Static Dynan Dynan Wave Packa Abbre Revisi 	nic characteristics eforms and test circuit age outline	5 6 7 9 0

© Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 24 November 2021