

Double Data Rate (DDR) SDRAM Data Sheet Addendum

MT46V64M4 - 16 Meg x 4 x 4 banks MT46V32M8 – 8 Meg x 8 x 4 banks MT46V16M16 – 4 Meg x 16 x 4 banks

Features

Features	Options	Marking
$V_{DD} = 2.5V \pm 0.2V$, $VddQ = 2.5V \pm 0.2V$ $V_{DD} = 2.6V \pm 0.1V$, $V_{DDQ} = 2.6V \pm 0.1V$ (DDR400) ¹ Bidirectional data strobe (DQS) transmitted/ received with data, that is, source-synchronous data capture (x16 has two – one per byte) Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle Differential clock inputs (CK and CK#) Commands entered on each positive CK edge DQS edge-aligned with data for READs; center- aligned with data for WRITES DLL to align DQ and DQS transitions with CK Four internal banks for concurrent operation – Data mask (DM) for masking write data	 Options Configuration 64 Meg x 4 (16 Meg x 4 x 4 banks) 32 Meg x 8 (8 Meg x 8 x 4 banks) 16 Meg x 16 (4 Meg x 16 x 4 banks) Plastic package (OCPL) 66-pin TSOP 66-pin TSOP (Pb-free) Plastic package 60-ball FBGA (8mm x 12.5mm) 60-ball FBGA (8mm x 12.5mm) (Pb-free) Timing (cycle time) 5ns @ CL = 3 (DDR400) 6ns @ CL = 2.5 (DDR333 – FBGA on-ly) 	64M4 32M8 16M16 TG P CV CY -5B -6 ²
 (x16 has two – one per byte) Programmable burst lengths (BL): 2, 4, or 8 Auto refresh: 64ms, 8192-cycle 	 - 6ns @ CL = 2.5 (DDR333 – TSOP only) • Special Options 	-6T ² X
Longer-lead TSOP for improved reliability (OCPL)	Product Longevity Program (PLP)Self refresh	
	– Standard	None
	Low powerTemperature rating	L
	 Commercial (0°C to +70°C) 	None
	Industrial (-40°C to +85°C)Revision	IT
	- x4, x8, x16	$:K^4$
	- x4, x8, x16	:M
	 Notes: 1. DDR400 devices operating at < ditions can use V_{DD}/V_{DDQ} = 2.5% Available only on Revision K. Available only on Revision M. 	

4. Not recommended for new designs.

Table 1: Key Timing Parameters

CL = CAS (READ) latency; MIN clock rate with 50% duty cycle at CL = 2 (-75E, -75Z), CL = 2.5 (-6, -6T, -75), and CL = 3 (-5B)

Clock Rate (MHz)			Access Win-			
Speed Grade	CL = 2	CL = 2.5	CL = 3	Data-Out Window	dow	DQS–DQ Skew
-5B	133	167	200	1.6ns	±0.70ns	0.40ns

PDF: 09005aef85994dcc 256Mb_DDR_addendum.pdf: Rev. A 03/14 EN Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2014 Micron Technology, Inc. All rights reserved.

Products and specifications discussed herein are subject to change by Micron without notice.

1



Table 1: Key Timing Parameters (Continued)

CL = CAS (READ) latency; MIN clock rate with 50% duty cycle at CL = 2 (-75E, -75Z), CL = 2.5 (-6, -6T, -75), and CL = 3 (-5B)

	Clock Rate (MHz)			Access Win-		
Speed Grade	CL = 2	CL = 2.5	CL = 3	Data-Out Window	dow	DQS-DQ Skew
-6	133	167	n/a	2.1ns	±0.70ns	0.40ns
6Т	133	167	n/a	2.0ns	±0.70ns	0.45ns
-75E/-75Z	133	133	n/a	2.5ns	±0.75ns	0.50ns
-75	100	133	n/a	2.5ns	±0.75ns	0.50ns

Table 2: Addressing

Parameter 64 Meg x 4		32 Meg x 8	16 Meg x 16	
Configuration	16 Meg x 4 x 4 banks	8 Meg x 8 x 4 banks	4 Meg x 16 x 4 banks	
Refresh count	8K	8К	8К	
Row address	8K (A[12:0])	8K (A[12:0])	8K (A[12:0])	
Bank address	4 (BA[1:0])	4 (BA[1:0])	4 (BA[1:0])	
Column address	2K (A[11, 9:0])	1K (A[9:0])	512 (A[8:0])	

Table 3: Speed Grade Compatibility

Marking	PC3200 (3-3-3)	PC2700 (2.5-3-3)	PC2100 (2-2-2)	PC2100 (2-3-3)	PC2100 (2.5-3-3)	PC1600(2-2-2)
-5B ¹	Yes	Yes	Yes	Yes	Yes	Yes
-6	-	Yes	Yes	Yes	Yes	Yes
-6T	-	Yes	Yes	Yes	Yes	Yes
-75E	-	-	Yes	Yes	Yes	Yes
-75Z	-	-	-	Yes	Yes	Yes
-75	-	-	-	-	Yes	Yes
	-5B	-6/-6T	-75E	-75Z	-75	-75

Note: 1. The -5B device is backward compatible with all slower speed grades. The voltage range

of the -5B device operating at slower speed grades is $V_{DD} = V_{DDQ} = 2.5V \pm 0.2V$.



Figure 1: 256Mb DDR SDRAM Part Numbers





Revision History

Rev. A - 03/14

• Initial release based on the 256Mb x4, x8, x16 DDR SDRAM, Rev. Q 07/11 data sheet

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.