Dual 2-Input NAND Gate

The NL27WZ00 is a high performance dual 2-input NAND Gate operating from a 1.65 V to 5.5 V supply.

Features

- Extremely High Speed: t_{PD} 2.4 ns (typical) at V_{CC} = 5.0 V
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Over Voltage Tolerant Inputs
- LVTTL Compatible Interface Capability With 5.0 V TTL Logic with V_{CC} = 3.0 V
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Replacement for NC7WZ00
- Chip Complexity: FET = 112
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant



Figure 1. Pinout



Figure 2. Logic Symbol



ON Semiconductor®

http://onsemi.com



⁼ Date Code* = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

PIN ASSIGNMENT

Pin	Function
1	A1
2	B1
3	Y2
4	GND
5	A2
6	B2
7	Y1
8	V _{CC}

FUNCTION TABLE Y = \overline{AB}

Inp	Output	
А	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	н	L

H = HIGH Logic Level

L = LOW Logic Level

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS

Parameter	Symbol	Value	Units
DC Supply Voltage	V _{CC}	-0.5 to +7.0	V
DC Input Voltage	VI	-0.5 to +7.0	V
DC Output Voltage	Vo	-0.5 to +7.0	V
DC Input Diode Current VI < GND	I _{IK}	-50	mA
DC Output Diode Current V _O < GND	I _{OK}	-50	mA
DC Output Sink Current	Ιο	±50	mA
DC Supply Current per Supply Pin	I _{CC}	±100	mA
DC Ground Current per Ground Pin	I _{GND}	±100	mA
Storage Temperature Range	T _{STG}	-65 to +150	°C
Lead Temperature, 1 mm from Case for 10 Seconds	TL	260	°C
Junction Temperature under Bias	TJ	+150	°C
Thermal Resistance (Note 1)	θ_{JA}	250	°C/W
Power Dissipation in Still Air at 85°C	PD	250	mW
Moisture Sensitivity	MSL	Level 1	
Flammability Rating Oxygen Index: 28 to 34	F _R	UL 94 V-0 @ 0.125 in	
ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	V _{ESD}	> 2000 > 200 N/A	V
Latchup Performance Above V_{CC} and Below GND at 85°C (Note 5)	I _{Latchup}	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
Tested to EIA/JESD22-A114-A.
Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Units
Supply Voltage Operating Data Retention Only	V _{CC}	1.65 1.5	5.5 5.5	V
Input Voltage (Note 6)	VI	0	5.5	V
Output Voltage (HIGH or LOW State)	Vo	0	5.5	V
Operating Free-Air Temperature	T _A	-55	+125	°C
Input Transition Rise or Fall Rate $V_{CC} = 2.5 V \pm 0.2 V$ $V_{CC} = 3.0 V \pm 0.3 V$ $V_{CC} = 5.0 V \pm 0.5 V$	Δt/ΔV	0 0 0	20 10 5	ns/V

6. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			Vcc		∖ = 25°C	;	–55°C ≤ T	_A ≤ 125°C	
Parameter	Condition	Symbol	(V)	Min	Тур	Max	Min	Max	Units
High-Level Input Voltage		V _{IH}	1.65 2.3 to 5.5	0.75 V _{CC} 0.7 V _{CC}			0.75 V _{CC} 0.7 V _{CC}		V
Low-Level Input Voltage		V _{IL}	1.65 2.3 to 5.5			0.25 V _{CC} 0.3 V _{CC}		0.25 0.3 V _{CC}	V
High-Level Output Voltage V _{IN} = V _{IL} or V _{IH}	$\begin{split} I_{OH} &= -100 \ \mu A \\ I_{OH} &= -4 \ m A \\ I_{OH} &= -8 \ m A \\ I_{OH} &= -12 \ m A \\ I_{OH} &= -16 \ m A \\ I_{OH} &= -24 \ m A \\ I_{OH} &= -32 \ m A \end{split}$	V _{OH}	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	V _{CC} - 0.1 1.29 1.9 2.2 2.4 2.3 3.8	V _{CC} 1.5 2.1 2.4 2.7 2.5 4.0		V _{CC} - 0.1 1.29 1.9 2.2 2.4 2.3 3.8		V
Low-Level Output Voltage V _{IN} = V _{IH} or V _{OH}		V _{OL}	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5		0.0 0.08 0.20 0.22 0.28 0.38 0.42	0.1 0.24 0.3 0.4 0.4 0.55 0.55		0.1 0.24 0.3 0.4 0.4 0.55 0.55	V
Input Leakage Current	V _{IN} = 5.5 V or GND	I _{IN}	0 to 5.5			±0.1		±1.0	μΑ
Quiescent Supply Current	V _{IN} = 5.5 V or GND	I _{CC}	5.5			1.0		10	μΑ
Power Off Leakage Current	$V_{IN} = 5.5 V \text{ or}$ $V_{OUT} = 5.5 V$	I _{OFF}	0			1.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS t_{R} = t_{F} = 3.0 ns

			V _{cc}	Τ ₄	ע = 25°C	•	–55°C ≤ T	_A ≤ 125°C	
Parameter	Condition	Symbol	(V)	Min	Тур	Max	Min	Max	Units
Propagation Delay	$R_L = 1 M\Omega, C_L = 15 pF$	t _{PLH}	1.8 ± 0.15	2.0	5.7	10.5	2.0	11.0	ns
(Figure 3 and 4)		t _{PHL}	2.5 ± 0.2	1.2	3.2	5.3	1.2	5.7	
	$ \begin{array}{l} R_{L} = 1 \ M\Omega, \ C_{L} = 15 \ pF \\ R_{L} = 500 \ \Omega, \ C_{L} = 50 \ pF \end{array} $		3.3 ± 0.3	0.8 1.2	2.4 3.0	3.7 4.6	0.8 1.2	4.0 4.9	
	$ \begin{array}{l} R_{L} = 1 \ M\Omega, \ C_{L} = 15 \ pF \\ R_{L} = 500 \ \Omega, \ C_{L} = 50 \ pF \end{array} $		5.0 ± 0.5	0.5 0.8	1.9 2.4	2.9 3.6	0.5 0.8	3.2 3.9	

CAPACITIVE CHARACTERISTICS

Parameter	Condition	Symbol	Typical	Units
Input Capacitance	V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	C _{IN}	2.5	pF
Power Dissipation Capacitance (Note 7)	10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC} 10 MHz, V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	C _{PD}	9 11	pF

7. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.





Figure 3. Switching Waveform

Figure 4. Test Circuit



Figure 5. Tape Ends for Finished Goods



Figure 6. US8 Reel Configuration/Orientation





REEL DIMENSIONS

Tape Size	T and R Suffix	A Max	G	t Max
8 mm	US	178 mm (7 in)	8.4 mm, + 1.5 mm, –0.0 (0.33 in + 0.059 in, –0.00)	14.4 mm (0.56 in)



Figure 8. Reel Winding Direction

ORDERING INFORMATION

Device	Package	Shipping [†]
NL27WZ00USG	US8 (Pb-Free)	3000 / Tape & Reel
NLV27WZ00USG*	US8 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative