# MUX Switch for USB Type-C Audio Adapter Accessories

### **General Description**

The MAX20328/MAX20328A/MAX20328B are USB Type-C audio interface ICs for use in portable devices. As USB Type-C and USB power delivery (PD) make a high-volt-age charging solution readily available, the data and SBU lines are at risk of shorting to a high bus voltage, risking permanent damage to the portable device. USB 2.0 data lines also need protection when multiplexed with analog audio signals that vary from positive to negative voltages. The devices can detect a CC pin connection event to disable the microphone bias and eliminate pop up noise when an audio accessory is attached.

The MAX20328/MAX20328A/MAX20328B come in a 5 x 5 array, 25-bump, 0.4mm pitch, 2.31mm x 2.31mm wafer-level package (WLP).

### **Applications**

- Smart Phones
- Phablets
- Tablet PCs

### **Benefits and Features**

- Versatile and Flexible Switch Configurations
  - High-Speed USB Data or Audio Switch Paths
  - Automatic Impedance Detection in Audio Configurations
  - Full Manual Switch Control
  - Beyond-the-Rails™ Signal Capability
- Overvoltage Protected Data and Audio Channels
   Two Separate OVLO Blocks
  - OVLO Threshold Programmable to 3.37V, 4.00V, 4.70V, or 5.00V
- Negative Voltage Capable Audio Channel
  - ±5V Audio Signals (Limited by Positive OVLO Threshold)
  - -100dB THD+N
  - -100dB PSRR at 217Hz
- High ESD and Surge-Protected USB Type-C Contacts
   ±12kV HBM
  - ±25V Surge Capable on USB Type-C Pins
- Minimal Solution size
  - 5 x 5 Array, 0.4mm Pitch 2.31mm x 2.31mm WLP

Ordering Information appears at end of data sheet.

Beyond-the-Rails is a trademark of Maxim Integrated Products, Inc.



### Absolute Maximum Ratings (Note 2)

All voltages are referenced to AGND unless otherwise noted
V <sub>CC</sub> , MIC, SDA, SCL0.3 to +6V
DGND0.3 to +0.3V
CC0.3 to +26V
SBU1_MG, SBU2_GM, MG_SR,
GM_SR (Note 1)0.3 to +12V
MG_SL, GM_SL (MAX20328 Only) (Note 1)0.3 to +12V
DP_T, DM_T, DP_B, DM_B (Note 1)6 to min
[(LA + 12V, RA + 12V), +12V]
DP_AP1, DM_AP1, DP_AP2, DM_AP20.3 to +6V
LA, RA6 to +6V
GSNS_L (MAX20328 only)0.3 to min
[+6V, (MG_SL + 0.3V, GM_SL + 0.3V)].

MUX Switch for USB Type-C Audio Adapter Accessories

GSNS_R (MAX20328 only)	0.3 to min
[+6V, (MG_SR + 0.3)	V, GM_SR + 0.3V)]
GSNS_ (MAX20328A/MAX20328B only)	0.3 to min
[+6V, (MG_SR + 0.3)	V, GM_SR + 0.3V)]
TX, RX, INT (MAX20328A/MAX20328B only)	0.3 to +6V
Continuous Current Into Any Pin	±200mA
Continuous Power Dissipation (Multilayer Boa	ard)
(Derate 19.07mW/°C above +70°C)	1525.6mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (Reflow)	+260°C

**Note 1:** Surge capable up to ±25V (IEC61000-4-5 Connector Class 0)

### **Package Information**

PACKAGE TYPE: 25 WLP						
Package Code	W252R2+1					
Outline Number	<u>21-100208</u>					
Land Pattern Number	Refer to Application Note 1891					
THERMAL RESISTANCE						
Junction-to-Ambient Thermal Resistance, Four-Layer Board ( $\theta_{JA})$	52.43°C/W					

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Electrical Characteristics**

$\Lambda = 0.7 \Lambda = 5.7 T = 10^{\circ} C$ to $10^{\circ} C$ upload otherwise poted	$T_{i}$ Transport $T_{i}$ $T_$
VCC = Z/V IO D DV IA = -4U U IO +8D U UDIESS ODERWISE DOLED	$1$ VOICAL VALUES ALL ALL VOOLE $\pm 3.7$ V $1$ A $\equiv \pm 25$ UL (NOIE Z)
(V <sub>CC</sub> = 2.7V to 5.5V, $T_A$ = -40°C to +85°C unless otherwise noted	

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
VCC							
Supply Voltage Range	V <sub>CC</sub>			2.7		5.5	V
Input Supply Current	Icc	V <sub>CC</sub> = 3.7	V		256	400	μA
OVLO Shutdown Current	lcc_o	V <sub>DP_/DM_</sub> V <sub>LA/RA</sub> = \	= 6V, / <sub>DP_/DM_AP_</sub> = 0V		256	400	μA
Shutdown Current	I <sub>CC_SHDN</sub>	V <sub>CC</sub> = 3.7	V, EN = 0		3.9	7	μA
Undervoltage Lockout (POR) Rising Threshold	V <sub>UVLOR</sub>				2.395		V
Undervoltage Lockout (POR) Falling Threshold	V <sub>UVLOF</sub>				2.365		V
Undervoltage Lockout (POR) Threshold Hysteresis	V <sub>UVLOH</sub>				30		mV
Start-up Delay	<sup>t</sup> start		rising crosses V <sub>UVLOR</sub> m 0 to 1) to EOB rising		0.85	2	ms
OVERVOLTAGE PROTECTION	DP/M_, SBU_, MO	S_S, GM_S					
			SET_OVTH[1:0] = 00	3.220	3.37	3.520	- V
	V <sub>OVLO</sub>	V <sub>IN</sub> Rising (Note 3)	SET_OVTH[1:0] = 01	3.845	4.0	4.155	
Overvoltage Trip Level			SET_OVTH[1:0] = 10	4.535	4.7	4.865	
			SET_OVTH[1:0] = 11	4.830	5.0	5.170	
Overvoltage Trip Level Hysteresis	V <sub>OVLOH</sub>				60		mV
Overvoltage Fault Protection Response Time	t <sub>FP</sub>		o 10V step, V, R <sub>L</sub> = 50Ω		100		ns
DP/DM Overvoltage Fault Protection Recovery Time	t <sub>FPR</sub>		to 1V step, /, R <sub>L</sub> = 50Ω		10		ms
DP_, DM_ (DATA AND AUDIO S	WITCHES)						
Analog Signal Range Audio	V <sub>DP_/DM_</sub>			-5		V <sub>OVLO</sub>	V
Analog Signal Range Data	V <sub>DP_/DM_</sub>			0		V <sub>OVLO</sub>	V
Single Channel On Resistance	R <sub>ON-DP_/DM_</sub>	V <sub>CC</sub> = 3.7	√, T <sub>A</sub> = +25°C		2.24	4	Ω
On Resistance Match Between Channels	ΔR <sub>ON-DP_/DM_</sub>	V <sub>CC</sub> = 3.7 ID_ = 10m	V, V <sub>DP/M</sub> = 0V, A (Note 4)		0.02	0.21	Ω
On Resistance Flatness	R <sub>FLAT-DP_/DM_</sub>	V <sub>CC</sub> = 3.7 V <sub>DP_/DM_</sub> (Note 5)	√, I <sub>DP_/DM</sub> _ = 10mA, = -1.0V to +1.0V		0.00005	0.02	Ω

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Electrical Characteristics (continued)**

(V<sub>CC</sub> = 2.7V to 5.5V,  $T_A$  = -40°C to +85°C unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.7V,  $T_A$  = +25°C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Off Leakage Current	IDP_/DM_OFF	V <sub>CC</sub> = 3.7V, EN = 0, V <sub>DP_/DM_</sub> = 2.5V, V <sub>LA/RA</sub> = V <sub>DP_AP_/DM_AP_</sub> = 0V	-0.5	+0.5	+1.5	μA
On Lookago Current	IDP_/DM_ON	Data Channel Closed $V_{CC} = 3.7V, EN = 1,$ $V_{DP}_{DM} = 2.5V,$ $V_{DP}_{AP}_{DM}_{AP} = Floating$ $V_{LA/RA} = 0V$	-0.7	+0.4	+1.5	
On Leakage Current	I <sub>LA/RA</sub> ON	Audio Channel Closed $V_{CC} = 3.7V$ , EN = 1, $V_{LA/RA} = 2.5V$ , $V_{DP_/DM_} = Floating$ $V_{DP_AP_/DM_AP_} = 0V$	-0.5	+0.8	+2.1	μΑ
Turn-On Time	<sup>t</sup> ON-DP_/DM_	$V_{DP_{DM_{}}} = 1.5V, R_{L} = 50\Omega,$ I <sup>2</sup> C control , time from last data bit processed to 90% of final value		50		μs
Turn-Off Time	toff-dp_/dm_	$V_{DP\_/DM}$ = 1.5V, $R_L$ = 50 $\Omega$ , $l^2C$ control, time from last data bit processed to 10% of initial value		5		μs
Output Skew Same Switch	tskss	(Note 6)		40		ps
Output Skew Between Switches	t <sub>SKBS</sub>	(Note 6)		40		ps
Break-Before-Make Time Delay	<sup>t</sup> ввм	$R_L = 50\Omega$ , Time delay between one side of the mux switch opening and the other side closing.		10		μs
Bandwidth	BW <sub>DP_/DM_</sub>	$\begin{array}{l} BW_{DP\_/DM\_} = 0dBm, \\ R_{S} = R_{L} = 50\Omega \end{array}$		800		MHz
Off Isolation	VISO-DP_/DM_	f = 20Hz to 20kHz, V <sub>D</sub> = 400V <sub>Pk-Pk</sub> , R <sub>L</sub> = 50Ω		-90		dB
Crosstalk (Note 7)	V <sub>CT-DP_/DM_</sub>	f = 20Hz to 20kHz, V <sub>D</sub> = 400V <sub>Pk-Pk</sub> , R <sub>L</sub> = 50Ω		-80		dB
THD+N	THD <sub>DP_/DM_</sub>	$    f = 20Hz \text{ to } 20\text{kHz}, \\ V_{D_{-}} = 1V_{Pk\text{-}Pk}, \text{ DC bias} = 0\text{V}, \\ R_{L} = 32, 600\Omega $		-100		dB
PSRR	PSRR <sub>DP_/DM_</sub>	$V_{CC} = 3.7V, V = 400mV_{Pk-Pk},$ f = 217Hz, R <sub>S</sub> = R <sub>L</sub> = 50Ω		-110		dB

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Electrical Characteristics (continued)**

(V<sub>CC</sub> = 2.7V to 5.5V,  $T_A$  = -40°C to +85°C unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.7V,  $T_A$  = +25°C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		MANUAL_IDET = 1, SET_IDET = 01	95	100	105	μA
L <sub>AUDIO</sub> Current Source	ILA_SRC	MANUAL_IDET = 1, SET_IDET = 10	1.05	1.1	1.15	mA
		MANUAL_IDET = 1, SET_IDET = 11	5.25	5.5	5.75	ШA
L <sub>AUDIO</sub> Current Source Ramp Up/Down Time	t <sub>RAMP</sub>		43.75	50	56.25	ms
	MICTHR	V <sub>CC</sub> = 3.7V, V <sub>MIC</sub> rising	450	788	1150	
MIC Bias Detection Threshold	MIC <sub>THF</sub>	$V_{CC}$ = 3.7V, $V_{MIC}$ falling	350	701	1100	mV
	MIC <sub>TH_HYST</sub>	V <sub>CC</sub> = 3.7V		87		
Total Detection Time	<sup>t</sup> DET	3 ramps max detection time		600		ms
CC						
CC Disconnect Detection Threshold	V <sub>CC_DD_TH</sub>	Audio Accessory mode, Rising	0.5		1.4	V
Leakage Current	IL_CC	CC = 5V	-1		+1	μA
Time to MIC Open and SBU_ Discharge Time From CC High	<sup>t</sup> cc_Mic_Dis	C <sub>SBU</sub> _<2µF		7		μs
SBU TO GROUND (GND SWIT	CH)					
Analog Signal Range	V <sub>SBU_G</sub>		-0.3		V <sub>OVLO</sub>	V
On-Resistance	R <sub>ON-SBU_G</sub>	V <sub>CC</sub> = 3.7V, I = 100mA		80	150	mΩ
PSRR	PSRRSBU_G	$V_{CC} = 3.7V,$ $V_{SBU} = 400mV_{Pk-Pk},$ $f = 217Hz, R_S = R_L = 50\Omega$		-120		dB
SBU TO MIC (MIC SWITCH)		·				
Analog Signal Range	V <sub>SBU_MIC</sub>		0		V <sub>OVLO</sub>	V
On Resistance	R <sub>ON-SBU_MIC</sub>	V <sub>CC</sub> = 3.7V, I = 100mA		1.7	2.9	Ω
Turn-On Time	<sup>t</sup> ON-SBU_MIC	$V_{SBU}$ = 1.5V, R <sub>L</sub> = 50 $\Omega$ , I <sup>2</sup> C Control, time from last data bit processed to 90% of final value		20		μs
Turn-Off Time	<sup>t</sup> OFF-SBU_MIC	$V_{SBU}$ = 1.5V, $R_L$ = 50 $\Omega$ , I <sup>2</sup> C Control, time from last data bit processed to 10% of initial value	5			μs
Bandwidth	BW <sub>SBU MIC</sub>	$V_{SBU} = 0$ dBm, $R_S = R_L = 50\Omega$		30		MHz

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Electrical Characteristics (continued)**

(V<sub>CC</sub> = 2.7V to 5.5V,  $T_A$  = -40°C to +85°C unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.7V,  $T_A$  = +25°C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
THD+N	THD <sub>SBU_MIC</sub>	500mV <sub>Pk-Pk</sub> , DC bias = 2V with 2.2kΩ to MIC, f = 20Hz – 20kHz, $R_L$ = 600Ω		100		dB
PSRR	PSRR <sub>SBU_MIC</sub>	$V_{CC} = 3.7V,$ $V_{SBU} = 400mV_{Pk-Pk},$ $f = 217Hz, R_S = R_{SL} = 50\Omega$		-110		dB
Off Isolation	V <sub>ISO-SBU_MIC</sub>	$V_{D}$ = 400m $V_{Pk-Pk}$ , f = 20kHz, R <sub>L</sub> = 50 $\Omega$		-100		dB
GROUND SENSE AND UAR	T SWITCHES (GM_SI	R, GM_SL, MG_SR, MG_SL, TX, RX)	)			
Analog Signal Danga	V <sub>GM/MG</sub>	Ground sense switches	-0.3		+2.5	V
Analog Signal Range	VUART	UART switches	-0.3		V <sub>OVLO</sub>	V
On Resistance	R <sub>ON-GSNS</sub> _	Ground Sense, $V_{GM_MG_} = 0V$ , $I_{LOAD} = 100mA$		1.8	3	Ω
	R <sub>ON-UART</sub>	UART, I <sub>LOAD</sub> = 10mA		6.5	11.5	
Turn-On Time	ton-gsns	$V_{COM}$ = 1.5V, R <sub>L</sub> = 50 $\Omega$ , I <sup>2</sup> C control	45			
	<sup>t</sup> on-uart	$V_{COM}$ = 1.5V, $R_{L}$ = 50 $\Omega$ , $I^{2}C$ control		20		μs
Turn-Off Time	t <sub>OFF-GSNS/</sub> UART	$V_{COM}$ = 1.5V, R <sub>L</sub> = 50 $\Omega$ , OVLO event or I <sup>2</sup> C control		5		μs
Bandwidth	BW <sub>GSNS</sub>	R <sub>S</sub> = R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF		300		MHz
Crosstalk	V <sub>CT-GSNS</sub>	$V_{CC} = 3.7V, R_{S} = R_{L} = 50\Omega,$ f = 20kHz		-100		dB
Off Isolation	VISO-GSNS	$f = 20kHz, V_{D_{-}} = 400mV_{Pk-Pk},$ R <sub>L</sub> = 50Ω		-100		dB
THD+N	THD <sub>GSNS</sub>	$V_{CC}$ = 3.7V, 10mV <sub>Pk-Pk</sub> , DC bias = 0V, f = 20Hz – 20kHz, R <sub>S</sub> = 50Ω, R <sub>L</sub> = 200Ω		0.0004		%
PSRR	PSRR <sub>GSNS</sub>	$V = 400mV_{Pk-Pk}, f = 217Hz, R_S = R_L = 50\Omega$		-120		dB
DIGITAL SIGNALS (SCL, SI	DA, INT, MAX20328A/I	MAX20328B ONLY)				
Output Voltage Low	V <sub>OL</sub>	I <sub>SDA</sub> = 4mA			0.4	V
Output Leakage	ILEAK	V <sub>SDA</sub> = 5.5V	-1		1	μA
Input Voltage High	VIH		1.4			V
Input Voltage Low	VIL				0.5	V
SCL Clock Frequency	f <sub>SCL</sub>				400	kHz

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Electrical Characteristics (continued)**

(V<sub>CC</sub> = 2.7V to 5.5V,  $T_A$  = -40°C to +85°C unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.7V,  $T_A$  = +25°C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>		1.3			μs
START Condition (Repeated) Hold Time	<sup>t</sup> HD:STA		0.6			μs
Low Period of SCL Clock	t <sub>LOW</sub>		1.3			μs
High Period of SCL Clock	thigh		0.6			μs
Setup Time for a Repeated START Condition	<sup>t</sup> SU:STA		0.6			μs
Data Hold Time	t <sub>HD:DAT</sub>		0		0.9	μs
Data Setup Time	<sup>t</sup> SU:DAT		100			μs
Setup Time for a STOP Condition	t <sub>SU:STO</sub>		0.6			μs
Spike Pulse Widths Suppressed by Input Filter	t <sub>SP</sub>			50		ns
THERMAL PROTECTION						
Thermal Shutdown	T <sub>SHDN</sub>			135		
Thermal Hysteresis	T <sub>HYST</sub>			20		
ESD PROTECTION		· · · · · · · · · · · · · · · · · · ·				
HBM		DP_T, DM_T, DP_B, DM_B,		±12		kV
Surge		SBU1_MG, SBU2_GM, MG_SL, MG_SR, GM_SL, GM_SR		±25		V
HBM		All other pins		±2		kV

**Note 2:** All devices are 100% production tested at  $T_A = +25$ °C. All temperature limits are guaranteed by design.

Note 3: The switch turns off for voltages above V<sub>OVLO</sub>, protecting downstream circuits in case a fault condition occurs.

**Note 4:**  $\Delta R_{ON}(MAX) = ABS (R_{ON\_CH1} - R_{ON\_CH2})$ . **Note 5:** Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over the specified analog signal range.

Note 6: Guaranteed by design.

Note 7: Between two switches.

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Operating Characteristics**





















# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Operating Characteristics (continued)**

(V<sub>CC</sub> = 3.7V, T<sub>A</sub> =  $+25^{\circ}C$  unless otherwise noted.)













 $D_{P_{-}}, D_{M_{-}}$  BANDWIDTH

DATA AND AUDIO PATHS

DATA PATH

AUDIO PATH

-1

-3

-5

-7

-9

-11

-13

-15

 $R_1 = 50\Omega$ 

= -4dBm VDP

0.001

FREQUENCY (MHz)

MAGNITUDE (dB)





# 10µs

53.0µs

toc 15

5V/div

5V/div

1V/div

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Operating Characteristics (continued)**



















# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Operating Characteristics (continued)**













# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Operating Characteristics (continued)**















# MUX Switch for USB Type-C Audio Adapter Accessories

### **Bump Configurations**



### **Bump Description**

BU	IMP		
MAX20328	MAX20328A/ MAX20328B	NAME	FUNCTION
A1	A1	GM_SR	Analog Ground/MIC Sense Input for Right Audio Channel
A2	_	GSNS_L	Ground Sense Output for Left Audio Channel
—	A2	GSNS	Ground Sense Output
A3	A3	MG_SR	MIC/Analog Ground Sense Input for Right Audio Channel
A4	A4	DM_B	DM Bottom Side Data Line of the External USB Type-C Port
A5	A5	DP_B	DP Bottom Side Data Line of the External USB Type-C Port
B1		GM_SL	Analog Ground/MIC Sense Input for Left Audio Channel
	B1	RX	UART RX Line
B2		GSNS_R	Ground Sense Output for Right Audio Channel
_	B2	ТХ	UART TX Line
B3	B3	V <sub>CC</sub>	Power Supply. Bypass to ground with 1µF effective capacitance.
B4	B4	DM_AP2	DM Data Line to AP2
B5	B5	DP_AP2	DP Data Line to AP2

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Bump Description (continued)**

BU	IMP		
MAX20328	MAX20328A/ MAX20328B	NAME	FUNCTION
C1	—	MG_SL	MIC/Analog Ground Sense Input for Left Audio Channel
_	C1	ĪNT	Open Drain Output for Interrupt Signaling. Active low.
C2	C2	SDA	I <sup>2</sup> C Data Line
C3	C3	SCL	I <sup>2</sup> C Clock Line
C4	C4	LA	Left Audio Channel Output
C5	C5	RA	Right Audio Channel Output
D1	D1	CC	CC Line from the External USB Type-C Port
D2	D2	MIC	MIC Output
D3	D3	DGND	Digital Ground. Connect DGND and AGND together for correct operation.
D4	D4	DM_AP1	DM Data Line to AP1
D5	D5	DP_AP1	DP Data Line to AP1
E1	E1	SBU2_GM	Analog Ground/MIC, SBU2 Line
E2	E2	AGND	Analog Ground Substrate Connection. Connect DGND and AGND together for correct operation.
E3	E3	SBU1_MG	MIC/Analog Ground, SBU1 Line
E4	E4	DM_T	DM Top Side Data Line of the External USB Type-C Port
E5	E5	DP_T	DP Top Side Data Line of the External USB Type-C Port

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Block Diagram**



# MUX Switch for USB Type-C Audio Adapter Accessories

### **Block Diagram (continued)**



### MUX Switch for USB Type-C Audio Adapter Accessories

### **Detailed Description**

The MAX20328/MAX20328A/MAX20328B are USB Type-C audio interface and protection ICs for use in portable devices. As USB power delivery makes a high-voltage charging solution readily available on Type-C connectors, the data and SBU lines are at risk of shorting to a high bus voltage, causing permanent damage to the portable device.

The MAX20328/MAX20328A/MAX20328B route incoming signals through the USB Type-C data path or audio path based on information received from a Type-C controller IC or the application processor (AP) controller. The devices offer automatic microphone orientation and impedance detection for audio devices, pop-up noise suppression, and surge protection on pins connected directly to the USB Type-C port.

#### Operation

All switches are open until the MAX20328/MAX20328A/ MAX20328B are enabled. To enable the devices, write the EN bit (0x06[4]) high. Once enabled, the switches default to the behaviors selected by the MODE[2:0] bits (0x06[2:0]) in automatic mode. See <u>Table 1</u> and <u>Table 2</u> for the switch configurations of each MODE[2:0] setting.

	SWITCH CONNECTION										
MODE[2:0]	DP_T	DM_T	DP_B	DM_B	SBU1 _MG	SBU2 _GM	MG_SL	MG_SR	GM_SL	GM_SR	
OFF [000]	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	
ON A [001]	DP_AP1	DM_AP1	DP_AP2	DM_AP2	MIC	AGND	OPEN	OPEN	GSNS_L	GSNS_R	
ON B [010]	DP_AP1	DM_AP1	DP_AP2	DM_AP2	AGND	MIC	GSNS_L	GSNS_R	OPEN	OPEN	
Set by 0x0D and 0x0E [011]	_	_	_	_	_	_	_	_	_	_	
UART [100]	DP_AP1	DM_AP1	DP_AP2	DM_AP2	OPEN	OPEN	OPEN	GSNS_R	GSNS_L	OPEN	
USB [101]	DP_AP1	DM_AP1	DP_AP2	DM_AP2	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	
Audio Accessory	RA			LA	MIC *(1)	AGND *(1)	OPEN *(1)	OPEN *(1)	GSNS_L *(1)	GSNS_R *(1)	
(Dual Ground Sense) [110]*	RA I	LA RA	LA RA			AGND *(2)	MIC *(2)	GSNS_L *(2)	GSNS_R *(2)	OPEN *(2)	OPEN *(2)
Audio Accessory					MIC *(1)	AGND *(1)	OPEN *(1)	OPEN *(1)	GSNS_L *(1)	OPEN *(1)	
(Single Ground Sense) [111]*	RA	LA	RA	LA	AGND *(2)	MIC *(2)	GSNS_L *(2)	OPEN *(2)	OPEN *(2)	OPEN *(2)	

#### Table 1. MAX20328 Switch Configurations

\* Controlled by the state machine. Refer to the state diagram of Figure 1.

\*(1) When MG\_CHK\_DIS = 1 OR ADC\_CTL ≠ 11, configuration valid when CC\_POS = 0

\*(2) When MG\_CHK\_DIS = 1 OR ADC\_CTL ≠ 11, configuration valid when CC\_POS = 1

# MUX Switch for USB Type-C Audio Adapter Accessories

### Table 2. MAX20328A/MAX20328B Switch Configurations

					<b>SWITCH CO</b>	ONNECTIO	N			
MODE[2:0]	DP_T	DM_T	DP_B	DM_B	SBU1 _MG	SBU2 _GM	MG_SL	MG_SR	GM_SL	GM_SR
OFF [000]	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	—	OPEN	—	OPEN
ON A [001]	DP_ AP1	DM_ AP1	OPEN	OPEN	MIC	AGND	_	тх	_	RX
Default Mode [010/011]	_	_	_	_	_	_	_	_	_	_
UART [100]	DP_	DM_	OPEN	OPEN	OPEN	OPEN		TX *(1)		RX *(1)
	AP1	AP1	OFEN	OFEN	OFEN	OFEN		RX *(2)		TX *(2)
USB [101]	OPEN	OPEN	DP_	DM_	OPEN	OPEN		TX *(1)		RX *(1)
000[101]	OFLIN	OFEN	AP2	AP2	OFEN	OFEN		RX *(2)		TX *(2)
Audio Accessory (Single ground sense)	RA	LA	RA	LA	MIC *(3)	AGND* (3)		OPEN *(3)		GSNS *(3)
SBU1_MG = MIC SBU1_MG = AGND [110/111]*					AGND* (4)	MIC *(4)		GSNS *(4)		OPEN *(4)

\* Controlled by the state machine. Refer to the state diagram of Figure 1.

\*(1) CC\_POS = 0

\*(2) CC\_POS = 1

\*(3) When MG\_CHK\_DIS = 1 OR ADC\_CTL ≠ 11, configuration valid when CC\_POS = 0

\*(4) When MG\_CHK\_DIS = 1 OR ADC\_CTL ≠ 11, configuration valid when CC\_POS = 1

#### Enable

The MAX20328/MAX20328A/MAX20328B are enabled by default (EN = 1). To disable a device, write EN = 0 (0x06[4] = 0). In the disable state, all switches are open and the devices enter a low-current mode to minimize the

# MUX Switch for USB Type-C Audio Adapter Accessories

supply current. When a device is disabled, the ADC\_VAL register (0x01) and bits 0x02[7:6] and 0x02[3:0] are reset to 0. These bits provide information regarding the audio accessory impedance and microphone orientation. When EN is set to 1, the device runs through the state machine diagrammed in Figure 1.



Figure 1. Startup State Machine (FSM)

#### **Pop-Up Noise Suppression**

If a 3.5mm jack is removed from a USB Type-C audio adapter when the adapter is connected to a portable device, pop-up noise may be heard due to the MIC line bias. When the CC pin goes high to signal an audio accessory removal, the MIC/AGND and AGND/MIC switches disconnect from the MIC bias and discharge to ground within 50µs.

#### **Impedance Detection**

The MAX20328/MAX20328A/MAX20328B can perform an impedance detection to measure the impedance of a connected audio accessory or detect an open cable. This function uses a precision, 8-bit ADC to measure the voltage dropped across the left audio channel while the IDET current source is active. An impedance measurement triggers automatically when EN is set to 1 if ADC\_CTL[1:0] = 11 and follows the state machine in Figure 1. Changing MODE[2:0] to 1xx while the device is enabled also trig-

### MUX Switch for USB Type-C Audio Adapter Accessories

gers an automatic measurement. If ADC\_CTL[1:0] = 01 or 10, impedance measurements are manually triggered by writing FORCE\_ADC\_START high.

When OPEN\_DETECT = 1 (0x09[5]), the impedance detection starts with IDET =  $100\mu$ A. Otherwise, the 1.1mA and 5.5mA current sources are used for low impedance detection. Figure 2 details the impedance detection process.

#### **Current Sources**

Three current source values are available for impedance detection. For high impedance audio accessories and open cable detection, a 100 $\mu$ A source is used. When the accessory impedance is low, i.e. ADC\_VAL < HIHS\_VAL after EOC goes high, IDET switches to 1.1mA. For very low impedance accessories, the 1.1mA source increases to 5.5mA. The value of the current source used in the latest impedance measurement is available in SET\_IDET[1:0] (0x09[3:2]).



Figure 2.Impedance Detection Process

#### **ADC Result**

When the EOC bit goes high, the ADC result is available in ADC\_VAL (register 0x01). The following conversion extracts the channel impedance from ADC\_VAL and SET\_IDET[1:0]

R = (ADC\_VAL[7:0] x 4.746mV) / SET\_IDET[1:0]

To account for potential offsets in the ADC and current source values, <u>Table 3</u> provides the minimum and maximum values the ADC may provide for common headset impedance values.

#### **Open Cable Check**

The MAX20328/MAX20328A/MAX20328B can perform an open cable check during the impedance measurement. If the 100 $\mu$ A current source detects a high impedance where ADC\_VAL > HIHS\_VAL, the OPEN\_CABLE bit (0x02[3]) goes high to signal the open cable.

#### **MIC/GND Detection**

Because a USB Type-C audio accessory can be inserted in two orientations, it is necessary to identify the MIC and GND lines. After an impedance detection, the state machine determines if the MIC/AGND switches are in the correct orientations. If ADC\_VAL is greater than the thresholds set in OMTP\_VAL or HIHS\_VAL, the switch positions are swapped and the impedance measurement is repeated.

### MUX Switch for USB Type-C Audio Adapter Accessories

In cases where the 3.5mm to USB Type-C adapter has a non-standard internal connection of one SBU to ground, there is the potential risk for the MIC line to be shorted to ground. To prevent this situation, the MAX20328/MAX20328A/MAX20328B can check for the presence of a bias on the MIC line at the end of an automatic impedance detection. When MIC\_CHK\_DIS = 0 (0x07[1]), the devices check for a bias greater than MIC<sub>THR</sub> on the MIC line. If no bias is detected, the states of the MIC/AGND switches are swapped immediately after the DEVICE\_READY bit goes high. To prevent the bias check from incorrectly reassigning the switches, a bias voltage must be applied to MIC before running an impedance detection.

#### I<sup>2</sup>C Interface

The MAX20328/MAX20328A/MAX20328B use the twowire I2C interface to communicate with a host application processor. The configuration settings and status information provided through this interface are detailed in the register descriptions (<u>Tables 5–19</u>). Both devices use the seven-bit slave address 0b0010101 (0x2A for writes, 0x2B for reads).

### **Applications Information**

#### Applying Signals to an Open Switch

Due to the structure of the DP\_/DM\_ inputs, the switches will not close when a large, high frequency signal is applied to the open terminal. To ensure the desired path closes properly, avoid applying fast signals >1V to the DP\_/DM\_ pins before closing the switch.

ACCESSORY IMPEDANCE (Ω)	RESISTOR	RANGE (Ω)	ADC CO	DE (HEX)	SET_ID	ET[1:0]
16	0	22.4	00	1A	1	1
32	25.0	40.6	1D	2F	1	1
64	44.9	87.2	34	65	1	1
150	94.9	189.8	16	2C	1	0
300	211.4	431.5	31	64	1	0
600	474.6	957.8	6E	DE	1	0
2000	1,001.4	12,150	15	FF	0	х

### Table 3. ADC to Impedance Range Conversion Guide

### I<sup>2</sup>C Serial Interface

The I<sup>2</sup>C serial interface is used to configure the device. Figure 3 shows the I<sup>2</sup>C timing diagram.

#### **Serial Addressing**

When in I<sup>2</sup>C mode, the devices operate as slave devices that send and receive data through an I<sup>2</sup>C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX20328/MAX20328A/MAX20328B and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on

# MUX Switch for USB Type-C Audio Adapter Accessories

the 2-wire interface, or if the master in a single-master system has an open drain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX20328/MAX20328A/MAX20328B 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition.

#### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 4). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.



Figure 3. I<sup>2</sup>C Timing Diagram.



Figure 4. Start and Stop Conditions

#### **Bit Transfer**

One data bit is transferred during each clock pulse (Figure 5). The data on SDA must remain stable while SCL is high.

#### Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 6), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the devices, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device does not pull SDA low, a not acknowledge is indicated.

#### **Slave Address**

The devices have a 7-bit slave address. The bit following a 7-bit slave address is the  $R/\overline{W}$  bit, which is low for a write command and high for a read command. The slave address for the device is 0b00101011 for read commands and 0b00101010 for write commands. This is summarized in Table 4.

### Table 4. I<sup>2</sup>C Slave Addresses

ADDRESS FORMAT	VALUE			
ADDRESS FORMAT	HEX	BINARY		
7-BIT SLAVE ADDRESS	0x15	001 0101		
WRITE ADDRESS	0x2A	0010 1010		
READ ADDRESS	0x2B	0010 1011		



Figure 5. Bit Transfer



Figure 6. Acknowledge

#### **Bus Reset**

The MAX20328/MAX20328A/MAX20328B resets the bus with the I<sup>2</sup>C start condition for reads. When the R/ $\overline{W}$  bit is set to 1, the MAX20328/MAX20328A/MAX20328B transmits data to the master, thus the master is reading from the device.

#### **Format for Writing**

A write to the devices comprises the transmission of the slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the device is to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, then the device takes no further action beyond storing the register address. Any bytes received after the register address are data bytes. The first data byte goes into the

## MUX Switch for USB Type-C Audio Adapter Accessories

register selected by the register address and subsequent data bytes go into subsequent registers (Figure 7). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register addresses auto-increments (Figure 8).

#### **Format for Reading**

The MAX20328/MAX20328A/MAX20328B is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer auto-increments after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring the register address by performing a write (Figure 9). The master can now read consecutive bytes from the device, with the first data byte being read from the register addressed pointed by the previously written register address (Figure 10). Once the master sounds a NACK, the MAX20328/MAX20328B stop sending valid data.



Figure 7. Format for I<sup>2</sup>C Write



Figure 8. Format for Writing to Multiple Registers

# MUX Switch for USB Type-C Audio Adapter Accessories



Figure 9. Format for Reads (Repeated Start)



Figure 10. Format for Reading Multiple Registers

# MUX Switch for USB Type-C Audio Adapter Accessories

B0			EOC		EOCI	EOCm		FORCE_ TXRX	FORCE_MGS[1:0]	ADC_CTL[1:0]	FORCE_ ADC_ START			[0:	DFT_TXRX[1:0]
B1	EV[3:0]		DEVICE_ RDY	RFU[2:0]	DEVICE_ RDYi	DEVICE_ RDYm	MODE[2:0]	MIC_ CHK_DIS	FORCE	ADC_C	OVP_ LATCH_ OFF			DFT_SBU_MG[2:0]	DFT_TX
B2	CHIP_REV[3:0]		SBU_CFG		OPEN_ CABi	OPEN_ CABm		RFU	U_MG[1:0]	ET[1:0]	'G#[1:0]			Ð	1:0]
B3		ADC_VAL[7:0]	OPEN_ CABLE	EOB	SBU2_OVi	SBU2_ OVm	MANUAL_ OVP_ RESTORE	MAN_TXRX	FORCE_SBU_MG[1:0]	SET_IDET[1:0]	ADC_AVG#[1:0]	HIHS_VAL[7:0]	OMTP_VAL[7:0]	RFU	RFU[1:0]
B4		ADC_V	OVP_ SBU1	OVP_SBU2	SBU1_ OVi	SBU1_ OVm	Z	MAN_MGS	FORCE_DPMB[1:0]	ADC_ LI_CHK	TH2[1:0]	\SHIH	OMTP	MB[1:0]	DFT_ GM_SR
B5	CHIP_ID[3:0]		OVP_ DPMT	OVP_DPMB	DPMB_ OVi	DPMB_ OVm	CC_POS	MAN_SBU	FORCE_D	OPEN_DET	SET_OVTH2[1:0]			DFT_DPMB[1:0]	DFT_ GM_SL
BG	CHIP		IDET_LVL[1:0]	FUO	DPMT_ OVi	DPMT_ OVm	CC_DEB	MAN DPMB	FORCE_DPMT[1:0]	MG_ CHK_DIS	SET_OVTH1[1:0]			DFT_DPMT[1:0]	DFT_ MG_SR
B7				THT_CMP	EOBi	EOBm	CC_CLR	MAN DPMT	FORCE	IDET_ FLAT	SET_OV			DFT_DF	DFT_ MG_SL
RW	Я	R	Ľ	ĸ	R/C	R/W	R/W	RW	RW	RW	R/W	RW	RW	RW	RW
NAME	DEVICE_ID	ADC_VAL	STATUS1	STATUS2	INTERRUPT	MASK	CONTROL1	CONTROL2	CONTROL3	ADC_ CONTROL1	ADC_ CONTROL2	HIHS_VAL	OMTP_VAL	SW_ DEFLT1	SW DEFLT2
ADDRESS	0×00	0x01	0x02	0x03	0x04	0x05	0x06	0×07	0x08	0×09	0x0A	0x0B	0×0C	0x0D	0x0E

\* Cells shaded in light gray denote bits that are cleared on a device reset.

**I2C Register Map** 

ADDRESS	0x00										
MODE	Read Only	Read Only									
BIT	7	7         6         5         4         3         2         1         0									
NAME		CHIP_ID[3:0] CHIP_REV[3:0]									
RESET MAX20328	0	0 0 0 0 0 0 0									
RESET MAX20328A/ MAX20328B	1	0	0	0	0	0	0	1			
CHIP_ID[3:0]	Chip ID Shows info	Chip ID Shows information about the version of MAX20328/MAX20328A/MAX20328B									
CHIP_REV[3:0]		Chip Revision Shows information about the revision of MAX20328/MAX20328A/MAX20328B									

### Table 5. DEVICE\_ID Register (0x00)

### Table 6. ADC\_VAL Register (0x01)

ADDRESS	0x01	0x01										
MODE	Read Only	Read Only										
BIT	7	7 6 5 4 3 2 1 0										
NAME		ADC_VAL[7:0]										
RESET MAX20328	0	0 0 0 0 0 0 0 0										
RESET MAX20328A / MAX20328B	0	0 0 0 0 0 0 0 0										
ADC_VAL[7:0]	ADC Value Read only		ning the latest	ADC conversio	on. LSB = 4.71r	mV						

### Table 7. STATUS1 Register (0x02)

ADDRESS	0x02									
MODE	Read Only	1								
BIT	7	6	5	4	3	2	1	0		
NAME	IDET_	_LVL[1:0]	OVP_ DPMT	OVP_ SBU1	OPEN_ CAB	SBU_ CFG	DEVICE_ RDY	EOC		
RESET MAX20328	0	0	0	0	0	0	0	0		
RESET MAX20328A/ MAX20328B	0	0	0	0	0	0	0	0		
IDET_LVL[1:0]	Contains t 00 = No Ja 01 = 100µ 10 = 1.1m	Detection Current Level Contains the last IDET level used for ADC Impedance Detection 00 = No Jack Insertion Default 01 = 100µA 0 = 1.1mA 1 = 5.5mA								
OVP_DPMT	Reports th 0 = No Fai	DP, DM Top Side Over Voltage Protection Status Reports the status of the OVP on DP_T/DM_T 0 = No Fault 1 = OVP Fault Detected								
OVP_SBU1	Reports th 0 = No Fai			_MG, MG_SF	R, MG_SL (MAX	20328 only)				
OPEN_CABLE	Indicates i 0 = Cable	le Detected f a cable is an o is not open npedance is de	-		1TP configuration	ons when SET	IDET[1:0] = 01			
SBU_CFG	The MIC/O MG_CHK_ 0 = SBU1	Switch Orienta SND positions r _DIS (0x09[6]) connected to N connected to A	eported after a = 1. IIC, SBU2 con	nected to AGN		<sup>-</sup> his bit remain	is low if			
DEVICE_RDY	Device Ready Jack Type detection is complete and the device is ready. This bit is set after the impedance detection if MG_CHK_DIS = 1. 0 = MIC/GND switch position is NOT finalized. 1 = MIC/GND switch position is set and device is ready.									
EOC	End of ADC Conversion Reports the status of the ADC. 0 = ADC conversion is not started or in progress. 1 = ADC conversion is complete. The result is available in ADC_VAL (register 0x01)									

### Table 8. STATUS2 Register (0x03)

ADRESS	0x03								
MODE	Read Only	y							
BIT	7	6	5	4	3	2	1	0	
NAME	THT_ CMP	FUO	OVP_ DPMB	OVP_ SBU2	EOB		RFU[2:0]		
RESET MAX20328	0	0	0	0	0	0	0 0 0		
RESET MAX20328A/ MAX20328B	0	0 0 0 0 0 0 0 0 0							
THT_CMP	Output of the thermal comparator. 0 = No thermal error 1 = Thermal shutdown error								
FUO	Factory U	se Only							
OVP_DPMB	Reports th 0 = No Fa	ottom Side Ove ne status of the ult Fault Detected							
OVP_SBU2	Reports th 0 = No Fa			2_GM, GM_SR	, GM_SL (MA)	K20328 only)			
EOB	End of Boot Process Signals the end of the boot process 0 = Boot in Progress. Do not attempt any I <sup>2</sup> C transactions 1 = Boot Complete. Device operates normally after the POR of an ENABLE event (0x06[4] low to high transition).								
RFU[2:0]	Reserved	for Future Use	•						

### Table 9. INTERRUPT Register (0x04)

ADDRESS	0x04								
MODE	Read Only	, Clear on Rea	d						
BIT	7	6	5	4	3	2	1	0	
NAME	EOBi	DPMT_ OVi	DPMB_ OVi	SBU1_OVi	SBU2_OVi	OPEN_ CABLEi	DEVICE_ RDYi	EOCi	
RESET MAX20328	0	0	0	0	0	0	0	0	
RESET MAX20328A/ MAX20328B	0	0	0	0	0	0	0	0	
ЕОВі	0 = No Inte	End of Boot Interrupt 0 = No Interrupt 1 = Interrupt Occurred							
DPMT_OVi	Top Side Data Line OVP Fault Interrupt This interrupt is not cleared after reading if the OVP condition is still present while reading. 0 = No Interrupt 1 = Interrupt Occurred								
DPMB_OVi	Bottom Side Data Line OVP Fault Interrupt This interrupt is not cleared after reading if the OVP condition is still present while reading. 0 = No Interrupt 1 = Interrupt Occurred								
SBU1_OVi	This interr 0 = No Inte			g if the OVP co	ndition is still p	resent while re	eading.		
SBU2_OVi	This interr 0 = No Inte	-		g if the OVP co	ndition is still p	resent while re	eading.		
OPEN_CABLEi	Open Cable Detect Interrupt 0 = No Interrupt 1 = Interrupt Occurred								
DEVICE_RDYi	Device Ready Interrupt 0 = No Interrupt 1 = Interrupt Occurred								
EOCi	End of Conversion Interrupt 0 = No Interrupt 1 = Interrupt Occurred								

# MUX Switch for USB Type-C Audio Adapter Accessories

### Table 10. MASK Register (0x05)

ADDRESS	0x05										
MODE	Read/Wr	ite									
BIT	7	6	5	4	3	2	1	0			
NAME	EOBm	DPMT_ OVm	DPMB_ OVm	SBU1_ OVm	SBU2_ OVm	OPEN_ CABLEm	DEVICE_ RDYm	EOCm			
RESET MAX20328	0	0	0	0	0	0	0	0			
RESET MAX20328A/ MAX20328B	0	0 0 0 0 0 0 0 0									
EOBm	0 = Interr	nd of Boot Interrupt Mask = Interrupt Masked = Interrupt not Masked									
DPMT_OVm	0 = Interr	Top Side Data Line OVP Fault Interrupt Mask 0 = Interrupt Masked 1 = Interrupt not Masked									
DPMB_OVm	0 = Interr	ide Data Line ( upt Masked upt not Maske		rrupt Mask							
SBU1_OVm	0 = Interr	ne OVP Fault Ir rupt Masked rupt not Maske	·								
SBU2_OVm	0 = Interr	ne OVP Fault Ir rupt Masked rupt not Maske	·								
OPEN_CABLEm	0 = Interr	Open Cable Detect Interrupt Mask 0 = Interrupt Masked 1 = Interrupt not Masked									
DEVICE_RDYm	Device Ready Interrupt Mask 0 = Interrupt Masked 1 = Interrupt not Masked										
EOCm	0 = Interr	onversion Inter rupt Masked rupt not Maske									

# MUX Switch for USB Type-C Audio Adapter Accessories

# Table 11. CONTROL1 Register (0x06)

ADDRESS	0x06									
MODE	Read/Write	-					-			
BIT	7	6	5	4	3	2	1	0		
NAME	CC_CLR	CC_DEB	CC_POS	EN	MANUAL OVP_ RESTORE		MODE[2:0]			
RESET MAX20328	0	0	0	1	0	0	1	1		
RESET MAX20328A/ MAX20328B	0	0	0	1	0	0	1	1		
CC_CLR	When this bi a positive ed cleared on a 0 = Retain 0	Clear on Accessory Removal When this bit is high, the bits listed below are cleared when EN = 0 or a positive edge is detected on CC (accessory removal). When CC_CLR is low, the listed bits are not cleared on an accessory removal. 0 = Retain 0x01[7:0] and 0x02[7:6], 0x02[3:0] when EN = 0 or CC transitions from 0 to 1. 1 = Clear 0x01[7:0] and 0x02[7:6], 0x02[3:0] when EN = 0 or CC transitions from 0 to 1.								
CC_DEB	Controls the 0 = No Debo	C Debounce Time Controls the debounce time for detecting a falling edge on CC in accessory mode. = No Debounce. A digital delay of 120 - 240µs is present for both edges. = 10ms Debounce on CC falling. A digital delay of 240 - 360µs is present for CC rising.								
CC_POS	Determines 0 = CC1 to 0	CC Position Input Determines if the CC pin of the device connects to CC1 or CC2 of the connector. 0 = CC1 to CC1 (straight) 1 = CC1 to CC2 (swapped)								
EN	Switch Enab Enables the 0 = Switches 1 = Switches	switches. S Disabled								
MANUAL_ OVP_ RESTORE	0 = Switches	en switches wil s return to their	previous state	10ms after	the OVP event.					
MODE[2:0]	Configures t MAX20328: 000 = Defau 001 = Defau 010 = Defau 011 = Defau 100 = UART 101 = USB 110 = Audio 111 = Audio 111 = Audio 111 = Audio 01 = Defau 001 = Defau 010/011 = Defau 100 = UART	000 = Default OFF 001 = Default ON, position A (see <u>Table 1</u> ) 010 = Default ON, position B (see <u>Table 1</u> ) 011 = Default programmable with registers 0x0D and 0x0E 100 = UART								

#### ADDRESS 0x07 MODE Read/Write BIT 7 6 5 4 3 2 0 1 MAN MAN MAN MAN MIC CHK FORCE MAN\_SBU NAME RFU DPMT DPMB TXRX DIS MGS TXRX RESET 0 0 0 0 RFU 0 0 RFU MAX20328 RESET MAX20328A/ 0 0 0 0 0 0 0 0 MAX20328B Manual DP/DM Top Side Switch Setting Enables manual control of the DP\_T/DM\_T switches MAN DPMT 0 = DP T/DM T follow MODE[2:0] (0x06[2:0]) 1 = DP T/DM T follow FORCE DPMT[1:0] (0x08[7:6]) Manual DP/DM Bottom Side Switch Setting Enables manual control of the DP B/DM B switches MAN DPMB $0 = DP_B/DM_B$ follow MODE[2:0] (0x06[2:0]) 1 = DP B/DM B follow FORCE DPMB[1:0] (0x08[5:4]) Manual SBU to MIC/AGND Switch Setting MAN SBU 0 = MIC/AGND switches follow MODE[2:0] (0x06[2:0]) 1 = MIC/AGND switches follow FORCE\_SBU\_MG[1:0] (0x08[3:2]) Manual MG/GM Sense Switch Setting (MAX20328A/MAX20328B Only) MAN\_MGS $0 = MG_SL/MG_SR$ follow MODE[2:0] (0x06[2:0]) 1 = MG SL/MG SR follow FORCE MGS[1:0] (0x08[1:0]) Manual TX/RX Switch Setting 0 = TX/RX switches follow MODE[2:0] (0x06[2:0]) MAN\_TXRX 1 = TX/RX switches follow FORCE\_TXRX (0x07[0]) RFU Reserved for Future Use Microphone Bias Check Disable Disables the MIC line bias check performed after an impedance detection. MIC CHK DIS 0 = Check for MIC bias 1 = Skip MIC bias check Force TX/RX Control (MAX20328A/MAX20328B Only) Effective only when MAN\_TXRX = 1. FORCE TXRX 0 = TX/RX switches closed according to the value of CC POS (GSNS switch opens automatically) 1 = TX/RX switches are disconnected from MG SR/GM SR (GSNS switch open)

### Table 12. CONTROL2 Register (0x07)

#### ADDRESS 0x08 MODE Read/Write BIT 7 6 5 4 3 2 0 1 FORCE DPMB[1:0] FORCE\_SBU\_MG[1:0] NAME FORCE DPMT[1:0] FORCE MGS[1:0] RESET 0 0 0 0 0 0 0 0 MAX20328 RESET MAX20328A/ 0 0 0 0 0 0 0 0 MAX20328B Manual DP/DM Top Side Control Effective only when MAN\_DPMT = 1. FORCE\_DPMT 00 = Switches open [1:0] 01 = Switches closed in data connection 10 = Switches closed in audio connection 11 = Switches open Manual DP/DM Bottom Side Control Effective only when MAN\_DPMB = 1. FORCE DPMB 00 = Switches open 01 = Switches closed in data connection [1:0] 10 = Switches closed in audio connection 11 = Switches open Manual MIC/AGND Control Effective only when MAN SBU = 1. FORCE 00 = Switches open SBU MG[1:0] 01 = Switches closed as SBU1 to MIC and SBU2 to AGND 10 = Switches closed as SBU1 to AGND and SBU2 to MIC 11 = Switches open Manual MG/GM Control Effective only when MAN MGS = 1. FORCE MGS 00 = Switches open 01 = Switches closed as MG S to GSNS [1:0] 10 = Switches closed as GM S to GSNS 11 = Switches open

### Table 13. CONTROL3 Register (0x08)

# MUX Switch for USB Type-C Audio Adapter Accessories

### Table 14. ADC CONTROL1 Register (0x09)

ADDRESS	0x09									
MODE	Read/Writ	е								
BIT	7	6	5	4	3	2	1	0		
NAME	IDET_ FLAT	MG_ CHK_DIS	OPEN_ DETECT	ADC_LI_ CHK	SET_II	DET[1:0]	ADC_C	CTL[1:0]		
RESET MAX20328	1	0	1	1	0	0 1				
RESET MAX20328A/ MAX20328B	1	0	1	1	0	0	1	1		
IDET_FLAT	Sets the le 0 = 25ms	IDET Flat Period Sets the length of time IDET remains flat. 0 = 25ms 1 = 100ms								
MG_CHK_DIS	Disables a 0 = Perfor	MIC/GND Position Detection Disable Disables automatic MIC/GND orientation detection when an audio accessory is connected. 0 = Perform automatic MIC/GND position detection 1 = Disable automatic MIC/GND position detection								
OPEN_ DETECT	Enables tl 0 = Open	Open Cable Detection Enable Enables the 100µA current source to detect a high impedance or open cable. 0 = Open cable check disabled 1 = Open cable check enabled								
ADC_LI_CHK	Enables the Enable	dance Detectione 1.1 and 5.5r ne 1.1 and 5.5r npedance dete npedance dete	nA current sou ction disabled	rces for audio a	accessory low	impedance de	tection.			
SET_IDET[1:0]	Set the ID 00 = 100µ 01 = 100µ 10 = 1.1m	A A A	used in an imp	edance check	triggered by F	ORCE_ADC_S	START (0x0A[0]	).		
ADC_CTL[1:0]	Configure 00 = ADC 01 = Man START. 10 = Man ADC_STA	11 = 5.5mA         ADC Conversion Control         Configures when the ADC performs an impedance detection.         00 = ADC and impedance detection are always off         01 = Manual impedance detection performed with a single ADC measurement triggered by FORCE_ADC_								

### Table 15. ADC CONTROL2 Register (0x0A)

ADDRESS	0x0A									
MODE	Read/Write	9								
BIT	7	6	5	4	3	2	1	0		
NAME	SET_OVTH1[1:0]		SET_OVTH2[1:0]		ADC_AVG#[1:0]		OVP_ LATCH_ OFF	FORCE_ ADC_ START		
RESET MAX20328	0	1	0	1	0	0	0	0		
RESET MAX20328A/ MAX20328B	1	1	1	1	0	0	0	0		
SET_OVTH1 [1:0]	Data/Audio Switch Overvoltage Threshold Set the OVP threshold on the DM_ and DP_ switch paths. 00 = 3.37V 01 = 4.0V 10 = 4.7V 11 = 5.0V									
SET_OVTH2 [1:0]	SBU_/GSNS_ Switch Overvoltage Threshold Set the OVP threshold on the SBU_ and GSNS_ switch paths. 00 = 3.37V 01 = 4.0V 10 = 4.7V 11 = 5.0V									
ADC_AVG# [1:0]	ADC Number of Samples Sets the number of ADC samples to average. 00 = 2 samples 01 = 4 samples 10 = 8 samples 11 = 16 samples									
OVP_LATCH_ OFF	OVP Latch Reset Restores the previous state of switches after an OVP event. Only active when MANUAL_OVP_RESTORE = 1 (0x06[3]). 0 = No effect 1 = Switches restored to previous state									
FORCE_ADC_ START	Force ADC Conversion Manually trigger an ADC impedance measurement when ADC_CTL[1:0] = 01 or 10. 0 = ADC operates normally 1 = Begin ADC conversion. Sets EOC upon completion (0x02[0]).									

### Table 16. HIHS\_VAL Register (0x0B)

ADDRESS	0x0B									
MODE	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	HIHS_VAL[7:0]									
RESET MAX20328	0	0	0	0	1	1	0	0		
RESET MAX20328A/ MAX20328B	0	0	0	0	1	1	0	0		
HIHS_VAL[7:0]	High Impedance Threshold Sets the high impedance threshold for detection an open cable.									

### Table 17. OMTP\_VAL Register (0x0C)

ADDRESS	0x0C									
MODE	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	OMTP_VAL[7:0]									
RESET MAX20328	0	0	1	1	0	0	0	0		
RESET MAX20328A/ MAX20328B	0	0	1	1	0	0	0	0		
OMTP_VAL [7:0]	OMTP Headset Detection Threshold Sets the ADC threshold below which an OMTP headset is detected									

# MUX Switch for USB Type-C Audio Adapter Accessories

ADDRESS	0x0D									
MODE	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	DFT_C	DPMT[1:0]	DFT_DPMB[1:0]		RFU	D	FT_SBU_MG[2	2:0]		
RESET MAX20328	0	1	0	1	0	0	0	0		
RESET MAX20328A	0	1	0	1	0	0	0	0		
RESET MAX20328B	0	1	0	0	0	0	0	0		
DFT_DPMT [1:0]	Default DP_T/DM_T Switch Setting 00 = Switches open 01 = Switches closed in data connection 10 = Switches closed in audio connection 11 = Switches open									
DFT_DPMB [1:0]	Default DP_B/DM_B Switch Setting 00 = Switches open 01 = Switches closed in data connection 10 = Switches closed in audio connection 11 = Switches open									
RFU	Reserved	for Future Use								
DFT_SBU_MG [2:0]	Default SBU_ Switch Setting 000 = Switches open 001 = SBU1 connected to MIC; SBU2 open 010 = SBU1 open; SBU2 connected to AGND 011 = SBU1 connected to MIC; SBU2 connected to AGND 100 = Switches open 101 = SBU1 connected to AGND; SBU2 open 110 = SBU1 open; SBU2 connected to MIC 111 = SBU1 connected to AGND; SBU2 connected to MIC									

### Table 18. DEFAULT1 Register (0x0D)

# MUX Switch for USB Type-C Audio Adapter Accessories

ADDRESS	0x0E									
MODE	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	DFT_     DFT_     DFT_     DFT_       MG_SL     MG_SR     GM_SL     GM_SR     RFU[1:0]     DFT_TXF					(RX[1:0]				
RESET MAX20328	0	0	0	0	0	0	RFU			
RESET MAX20328A/ MAX20328B	RFU	0	RFU	0	0	0	0	0		
DFT_MG_SL	Default MG_SL Switch Setting (MAX20328 only) 0 = Switch open 1 = MG_SL connected to GSNS_L									
DFT_MG_SR	Default MG_SR Switch Setting (Note 9) 0 = Switch open 1 = MG_SR connected to GSNS_R/GSNS									
DFT_GM_SL	0 = Switch	Default GM_SL Switch Setting (MAX20328 only) 0 = Switch open 1 = GM_SL connected to GSNS_L								
DFT_GM_SR	Default GM_SR Switch Setting (Note 9) 0 = Switch open 1 = GM_SR connected to GSNS_R/GSNS									
RFU[1:0]	Reserved	Reserved for Future Use								
DFT_TXRX[1:0]	Default TX/RX Switch Setting (MAX20328A/MAX20328B only) 00/11 = TX and RX disconnected from GM_SR and MG_SR 01 = TX connected to GM_SR, RX connected to MG_SR 10 = TX connected to MG_SR, RX connected to GM_SR									

### Table 19. DEFAULT2 Register (0x0E)

Note 9: GSNS has higher priority than DFT\_TXRX[1:0]. MG\_SR/GM\_SR will connect to GSNS if DFT\_MG\_SR[1:0]/ DFT\_GM\_SR[1:0] conflict with DFT\_TXRX[1:0]

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Application Circuit**



# MUX Switch for USB Type-C Audio Adapter Accessories

### **Typical Application Circuit (continued)**



# MUX Switch for USB Type-C Audio Adapter Accessories

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX20328EWA+	-40°C to +85°C	25 WLP
MAX20328EWA+T	-40°C to +85°C	25 WLP
MAX20328AEWA+	-40°C to +85°C	25 WLP
MAX20328AEWA+T	-40°C to +85°C	25 WLP
MAX20328BEWA+	-40°C to +85°C	25 WLP
MAX20328BEWA+T	-40°C to +85°C	25 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

T Denotes tape-and-reel

### **Chip Information**

PROCESS: BICMOS

# MUX Switch for USB Type-C Audio Adapter Accessories

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/18	Initial release	—
1	6/18	Updated Electrical Characteristics table and Typical Operating Characteristics	5, 10–12
2	7/18	Updated General Description, Benefits and Features, Typical Operating Characteristics, Bump Configurations, Table 5, Table 14, Table 15, and Ordering Information	1, 10, 13, 27, 35, 36, 42
3	12/19	Updated the title General Description, Absolute Maximum Ratings, Electrical Charac- teristics, Bump Configurations, Bump Description, Block Diagram, Detail Description, Enable, Impedance Detection, Open Cable Check, MIC/GND Detection, I <sup>2</sup> C Interface, Serial Addressing, Bus Reset, Format for Reading, Typical Application Circuit and Or- dering Information sections, and Tables 2, 5–19	1–43

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.