

# LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

ICS854210

### GENERAL DESCRIPTION




The ICS854210 is a low skew, high performance dual 1-to-5 Differential-to-LVDS Fanout Buffer and a member of the HiPerClockS<sup>™</sup> family of High Performance Clock Solutions from IDT. The ICS854210 is characterized to operate

from a 3.3V power supply. Guaranteed output and partto-part skew characteristics make the ICS854210 ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **FEATURES**

- Two differential LVDS bank outputs
- Two differential LVPECL clock input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: 2GHz
- Translates any single ended input signal to LVDS levels with resistor bias on nPCLKx input
- Output skew: TBD
- Part-to-part skew: TBD
- Propagation delay: 280ps (typical)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

1

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>DD</sub>	Power		Power supply pin.
2, 5	nc	Unused		No connect.
3	PCLKA	Input	Pulldown	Non-inverting differential LVPECL clock input.
4	nPCLKA	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input.  V <sub>DD</sub> /2 default when left floating.
6	PCLKB	Input	Pulldown	Non-inverting differential LVPECL clock input.
7	nPCLKB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input.  V <sub>DD</sub> /2 default when left floating.
8	GND	Power		Power supply ground.
9, 16, 25, 32	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
10, 11	nQB4, QB4	Output		Differential output pair. LVDS interface levels.
12, 13	nQB3, QB3	Output		Differential output pair. LVDS interface levels.
14, 15	nQB2, QB2	Output		Differential output pair. LVDS interface levels.
17, 18	nQB1, QB1	Output		Differential output pair. LVDS interface levels.
19, 20	nQB0, QB0	Output		Differential output pair. LVDS interface levels.
21, 22	nQA4, QA4	Output		Differential output pair. LVDS interface levels.
23, 24	nQA3, QA3	Output		Differential output pair. LVDS interface levels.
26, 27	nQA2, QA2	Output		Differential output pair. LVDS interface levels.
28, 29	nQA1, QA1	Output		Differential output pair. LVDS interface levels.
30, 31	nQA0, QA0	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			75		kΩ
R <sub>VDD/2</sub>	Pullup/Pulldown Resistors			50		kΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

In	Out	puts			
PCLKA or PCLKB	nPCLKA or nPCLKB	QA0:QA4, QB0:QB4	nQA0:nQA4, nQB0:nQB4	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage,  $V_{DD}$  4.6V Negative Supply Voltage,  $V_{EE}$  -4.6V

Inputs,  $V_{DD}$  + 0.5V to  $V_{DD}$  + 0.5V

Outputs, Io

Continuous Current 10mA Surge Current 15mA

Operating Temperature Range,  $T_A$  -40°C to +85°C Storage Temperature,  $T_{STG}$  -65°C to 150°C Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm)

(Junction-to-Ambient)

**NOTE:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDO</sub>	Output Supply Current			TBD		mA

Table 4B. LVPECL DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innut Lligh Current	PCLKA, PCLKB	$V_{DD} = V_{IN} = 3.465V$			150	μA
I <sub>IH</sub>	Input High Current	nPCLKA, nPCLKB	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Input Low Current	PCLKA, PCLKB	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
Input Low Current	Input Low Current	nPCLKA, nPCLKB	$V_{DD} = 3.465V, V_{IN} = 0V$	-10			μΑ
V <sub>TH</sub>	Differential Input High Threshold Voltage					100	mV
V <sub>TL</sub>	Differential Input Low Threshold Voltage			-100			mV
V <sub>PP</sub>	Peak-to-Peak Input Voltage				0.15		V
V <sub>CMR</sub>	Common Mode Inpu	ut Voltage; NOTE 1, 2		GND + 1.2			V

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications, the maximum input voltage for PCLKA, nPCLKA and PCLKB, nPCLKB is  $V_{DD} + 0.3V$ .

Table 4C. LVDS DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to  $85^{\circ}C$ 

Symbol	Parameter	-40°C		25°C			85°C			Units	
Symbol	Faranieter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Ullits
V <sub>OD</sub>	Differential Output Voltage					350					mV
$\Delta V_{od}$	V <sub>od</sub> Magnitude Change						50				mV
V <sub>os</sub>	Offset Voltage					1.25					V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change						50				mV

NOTE 1: Refer to Parameter Measurement Information, "3.3V Output Load Test Circuit" diagram.

Table 5. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter		-40°C		25°C			85°C			Units	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>MAX</sub>	Output Frequency			2			2			2		GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1			260			280			305		ps
tsk(o)	Output Skew; NOTE 2, 4			TBD			TBD			TBD		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			TBD			TBD			TBD		ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		175			180			190		ps

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

# PARAMETER MEASUREMENT INFORMATION







#### 3.3V OUTPUT LOAD AC TEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### **O**UTPUT **S**KEW




PART-TO-PART SKEW



# $\mathbf{V}_{\mathrm{OS}}\,\mathbf{S}\mathrm{ETUP}$



 $V_{\text{OD}}$  Setup



#### **OUTPUT RISE/FALL TIME**

PROPAGATION DELAY

## APPLICATION INFORMATION

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_D/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$ = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### PCLK/nPCLK INPUTS

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from PCLK to ground.

#### **OUTPUTS:**

#### LVDS

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.

#### LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{\text{\tiny SWING}}$  and  $V_{\text{\tiny OH}}$  must meet the  $V_{\text{\tiny PP}}$  and  $V_{\text{\tiny CMR}}$  input requirements. Figures 2A to 2F show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 2A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER




FIGURE 4C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 2E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 2B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 2D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 2F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

#### LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near the receiver

input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION

# RELIABILITY INFORMATION

Table 7.  $\boldsymbol{\theta}_{_{\boldsymbol{J}\boldsymbol{A}}}\boldsymbol{vs.}$  Air Flow Table for 32L LQFP

# $\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Laver PCB. JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for ICS854210 is: 394

#### PACKAGE OUTLINE - Y SUFFIX FOR 32L LQFP




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS									
OVMBOL	ВВА								
SYMBOL	MINIMUM	NOMINAL	MAXIMUM						
N		32							
Α			1.60						
<b>A</b> 1	0.05		0.15						
A2	1.35	1.40	1.45						
b	0.30	0.30 0.37 0.45							
С	0.09		0.20						
D		9.00 BASIC							
D1		7.00 BASIC							
D2		5.60 Ref.							
E		9.00 BASIC							
E1		7.00 BASIC							
E2		5.60 Ref.							
е		0.80 BASIC							
L	0.45	0.60	0.75						
θ	0°		7°						
ccc			0.10						

Reference Document: JEDEC Publication 95, MS-026

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS854210CY	ICS854210CY	32 lead LQFP	tray	-40°C to 85°C
ICS854210CYT	ICS854210CY	32 lead LQFP	1000 tape & reel	-40°C to 85°C
ICS854210CYLF	ICS854210CYL	32 Lead "Lead-Free" LQFP	tray	-40°C to 85°C
ICS854210CYLFT	ICS854210CYL	32 Lead "Lead-Free" LQFP	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### **For Sales**

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### For Tech Support

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

