

128K × 8 CMOS FLASH MEMORY

Table of Contents-

1.	GENERAL DESCRIPTION						
2.	FEATU	JRES	3				
3.	PIN CO	ONFIGURATIONS	4				
4.	BLOC	K DIAGRAM	5				
5.	PIN DE	ESCRIPTION	5				
6.	FUNC	TIONAL DESCRIPTION	6				
	6.1	Read Mode	6				
	6.2	Page Write Mode					
	6.3	Software-protected Data Write	6				
	6.4	Hardware Data Protection					
	6.5	Data Polling (DQ7)-Write Status Detection	7				
	6.6	Toggle Bit (DQ6)-Write Status Detection	7				
	6.7	5-Volt-only Software Chip Erase	7				
	6.8	Product Identification	7				
7.	TABLE	E OF OPERATING MODES	8				
	7.1	Operating Mode Selection	8				
	7.2	Command Codes for Software Data Protection	8				
		7.2.1 Software Data Protection Acquisition Flow	.9				
	7.3	Command Codes for Software Chip Erase 1	0				
		7.3.1 Software Chip Erase Acquisition Flow1	0				
	7.4	Command Codes for Product Identification 1	1				
		7.4.1 Software Product Identification Acquisition Flow					
8.	ELECI	TRICAL CHARACTERISTICS 1	2				
	8.1	Absolute Maximum Ratings 1	2				
	8.2	DC Characteristics 1					
		8.2.1 Operating Characteristics					
		8.2.2 Power-up Timing1					
		8.2.3 Capacitance1					
	8.3	AC Characteristics					
		8.3.1 AC Test Conditions	-				
		8.3.2 AC Test Load and Waveforms					
		8.3.3 Read Cycle Timing Parameters					
		 8.3.4 Byte/Page-write Cycle Timing Parameters					
9.	TIMINI	8.3.5 Data Polling and Toggle Bit Timing Parameters					
9.							
	9.1 9.2	Read Cycle Timing Diagram					
		#WE Controlled Write Cycle Timing Diagram					
	3.0	9.3 #CE Controlled Write Cycle Timing Diagram 17					



	9.4	Page Write Cycle Timing Diagram	
	9.5	#DATA Polling Timing Diagram	
	9.6	Toggle Bit Timing Diagram	
	9.7	Page Write Timing Diagram Software Data Protection Mode	
	9.8	Reset Software Data Protection Timing Diagram	
	9.9	5 Volt-only Software Chip Erase Timing Diagram	
10.	ORDE	ERING INFORMATION	21
11.	HOW	TO READ THE TOP MARKING	
12.	PACK	AGE DIMENSIONS	
	12.1	32-pin P-DIP	
	12.2	32-pin PLCC	
	12.3	32-pin TSOP (8 x 20 mm)	
	12.4	32-pin STSOP (8 x 14 mm)	
13.	VERS	SION HISTORY	



1. GENERAL DESCRIPTION

The W29EE011 is a 1-megabit, 5-volt only CMOS flash memory organized as $128K \times 8$ bits. The device can be programmed and erased in-system with a standard 5V power supply. A 12-volt VPP is not required. The unique cell architecture of the W29EE011 results in fast program/erase operations with extremely low current consumption (compared to other comparable 5-volt flash memory products). The device can also be programmed and erased using standard EPROM programmers.

2. FEATURES

- Single 5-volt program and erase operations
- Fast page-write operations
 - 128 bytes per page
 - Page program cycle: 10 mS (max.)
 - Effective byte-program cycle time: 39 μS
 - Optional software-protected data write
- Fast chip-erase operation: 50 mS
- Read access time: 90/150 nS
- Page program/erase cycles: 1K/10K
- Ten-year data retention
- Software and hardware data protection
- Low power consumption
 - Active current: 25 mA (typ.)
 - Standby current: 20 μA (typ.)
- Automatic program timing with internal VPP generation
- End of program detection
 - Toggle bit
 - Data polling
- Latched address and data
- TTL compatible I/O
- JEDEC standard byte-wide pinouts
- Available packages: 32-pin 600 mil DIP, 32-pin TSOP (8 x 20 mm), 32-pin STSOP (8 x 14 mm), 32-pin PLCC, and Lead-free 32-pin PLCC



3. PIN CONFIGURATIONS





4. BLOCK DIAGRAM



5. PIN DESCRIPTION

SYMBOL	PIN NAME
A0 – A16	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#WE	Write Enable
Vdd	Power Supply
GND	Ground
NC	No Connection



6. FUNCTIONAL DESCRIPTION

6.1 Read Mode

The read operation of the W29EE011 is controlled by #CE and #OE, both of which have to be low for the host to obtain data from the outputs. #CE is used for device selection. When #CE is high, the chip is de-selected and only standby power will be consumed. #OE is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either #CE or #OE is high. Refer to the timing waveforms for further details.

6.2 Page Write Mode

The W29EE011 is programmed on a page basis. Every page contains 128 bytes of data. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded will be erased to "FFh" during programming of the page.

The write operation is initiated by forcing #CE and #WE low and #OE high. The write procedure consists of two steps. Step 1 is the byte-load cycle, in which the host writes to the page buffer of the device. Step 2 is an internal programming cycle, during which the data in the page buffers are simultaneously written into the memory array for non-volatile storage.

During the byte-load cycle, the addresses are latched by the falling edge of either #CE or #WE, whichever occurs last. The data are latched by the rising edge of either #CE or #WE, whichever occurs first. If the host loads a second byte into the page buffer within a byte-load cycle time (TBLC) of 200

 μ S, after the initial byte-load cycle, the W29EE011 will stay in the page load cycle. Additional bytes can then be loaded consecutively. The page load cycle will be terminated and the internal programming cycle will start if no additional byte is loaded into the page buffer within 300 μ S (TBLCO) from the last byte-load cycle, i.e., there is no subsequent #WE high-to-low transition after the last rising edge of #WE. A7 to A16 specify the page address. All bytes that are loaded into the page buffer must have the same page address. A0 to A6 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required.

In the internal programming cycle, all data in the page buffers, i.e., 128 bytes of data, are written simultaneously into the memory array. Before the completion of the internal programming cycle, the host is free to perform other tasks such as fetching data from other locations in the system to prepare to write the next page.

6.3 Software-protected Data Write

The device provides a JEDEC-approved optional software-protected data write. Once this scheme is enabled, any write operation requires a series of three-byte program commands (with specific data to a specific address) to be performed before the data load operation. The three-byte load command sequence begins the page load cycle, without which the write operation will not be activated. This write scheme provides optimal protection against inadvertent write cycles, such as cycles triggered by noise during system power-up and power-down.

The W29EE011 is shipped with the software data protection enabled. To enable the software data protection scheme, perform the three-byte command cycle at the beginning of a page load cycle. The device will then enter the software data protection mode, and any subsequent write operation must be preceded by the three-byte program command cycle. Once enabled, the software data protection will remain enabled unless the disable commands are issued. A power transition will not reset the software data protected mode, a six-byte command sequence is required. See Table 3 for specific codes and Figure 10 for the timing diagram.



6.4 Hardware Data Protection

The integrity of the data stored in the W29EE011 is also hardware protected in the following ways:

(1) Noise/Glitch Protection: A #WE pulse of less than 15 nS in duration will not initiate a write cycle.

- (2) VDD Power Up/Down Detection: The programming and read operation are inhibited when VDD is less than 3.8V.
- (3) Write Inhibit Mode: Forcing #OE low, #CE high, or #WE high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down periods.

6.5 Data Polling (DQ7)-Write Status Detection

The W29EE011 includes a data polling feature to indicate the end of a programming cycle. When the W29EE011 is in the internal programming cycle, any attempt to read DQ7 of the last byte loaded during the page/byte-load cycle will receive the complement of the true data. Once the programming cycle is completed. DQ7 will show the true data.

6.6 Toggle Bit (DQ6)-Write Status Detection

In addition to data polling, the W29EE011 provides another method for determining the end of a program cycle. During the internal programming cycle, any consecutive attempts to read DQ6 will produce alternating 0's and 1's. When the programming cycle is completed, this toggling between 0's and 1's will stop. The device is then ready for the next operation.

6.7 5-Volt-only Software Chip Erase

The chip-erase mode can be initiated by a six-byte command sequence. After the command loading cycles, the device enters the internal chip erase mode, which is automatically timed and will be completed in 50 mS. The host system is not required to provide any control or timing during this operation.

6.8 **Product Identification**

The product ID operation outputs the manufacturer code and device code. Programming equipment automatically matches the device with its proper erase and programming algorithms.

The manufacturer and device codes can be accessed by software or hardware operation. In the software access mode, a six-byte command sequence can be used to access the product ID. A read from address 0000H outputs the manufacturer code (DAh). A read from address 0001H outputs the device code (C1h). The product ID operation can be terminated by a three-byte command sequence.

In the hardware access mode, access to the product ID is activated by forcing #CE and #OE low, #WE high, and raising A9 to 12 volts.

Note: The hardware SID read function is not included in all parts; please refer to Ordering Information for details.



7. TABLE OF OPERATING MODES

7.1 Operating Mode Selection

Operating Range = 0 to 70°C (Ambient Temperature), VDD = 5V \pm 10%, Vss = 0V, VHH = 12V

MODE	PINS				
MODE	#CE	#OE	#WE	ADDRESS	DQ.
Read	VIL	VIL	Vін	Ain	Dout
Write	VIL	Vih	VIL	Ain	Din
Standby	Vін	Х	Х	Х	High Z
Write Inhibit	Х	VIL	Х	Х	High Z/Dout
	Х	Х	Vін	Х	High Z/Dout
Output Disable	Х	Vih	Х	Х	High Z
5-Volt Software Chip Erase	VIL	Vін	VIL	Ain	DIN
Product ID	VIL	VIL	Vін	A0 = VIL; A1 – A16 = VIL; A9 = VHH	Manufacturer Code DA (Hex)
	VIL	VIL	Vін	A0 = VIH; A1 – A16 = VIL; A9 = VHH	Device Code C1 (Hex)

7.2 Command Codes for Software Data Protection

BYTE SEQUENCE	TO ENABLE PRO	TECTION	TO DISABLE PROTECTION		
BITE SEQUENCE	ADDRESS	DATA	ADDRESS	DATA	
0 Write	5555H	AAH	5555H	AAH	
1 Write	2AAAH	55H	2AAAH	55H	
2 Write	5555H	A0H	5555H	80H	
3 Write	-	-	5555H	AAH	
4 Write	-	-	2AAAH	55H	
5 Write	-	-	5555H	20H	





7.2.1 Software Data Protection Acquisition Flow



7.3 Command Codes for Software Chip Erase

BYTE SEQUENCE	ADDRESS	DATA
0 Write	5555H	AAH
1 Write	2AAAH	55H
2 Write	5555H	80H
3 Write	5555H	AAH
4 Write	2AAAH	55H
5 Write	5555H	10H

7.3.1 Software Chip Erase Acquisition Flow





7.4 Command Codes for Product Identification

BYTE SEQUENCE		E PRODUCT TION ENTRY	SOFTWARE IDENTIFICAT	E PRODUCT ION EXIT
	ADDRESS	DATA	ADDRESS	DATA
0 Write	5555H	AAH	5555H	AAH
1 Write	2AAAH	55H	2AAAH	55H
2 Write	5555H	80H	5555H	F0H
3 Write	5555H	AAH	-	-
4 Write	2AAAH	55H	-	-
5 Write	5555H	60H	-	-
	Pause	10 μS	Pause	10 μS

7.4.1 Software Product Identification Acquisition Flow





8. ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage to GND Potential	-0.5 to +7.0	V
Operating Temperature	0 to +70	°C
Storage Temperature	-65 to +150	°C
D.C. Voltage on Any Pin to Ground Potential Except #OE	-0.5 to VDD +1.0	V
Transient Voltage (< 20 nS) on Any Pin to Ground Potential	-1.0 to VDD +1.0	V
Voltage on #OE Pin to Ground Potential	-0.5 to 12.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

8.2 DC Characteristics

8.2.1 Operating Characteristics

(VDD = 5.0V \pm 10%, GND = 0V, TA = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	LIMITS			UNIT
	5 T WI.			TYP.	MAX.	UNIT
Power Supply Current	Icc	#CE = #OE = VIL, #WE = VIH, all I/Os open Address inputs = VIL/VIH, at f = 5 MHz	-	-	50	mA
Standby VDD Current (TTL input)	ISB1	#CE = VIH, all I/Os open Other inputs = VIL/VIH	-	2	3	mA
Standby VDD Current (CMOS input)	ISB2	#CE = VDD -0.3V, all I/Os open Other inputs = VDD -0.3V/GND	-	20	100	μA
Input Leakage Current	ILI	VIN = GND to VDD	-	-	1	μA
Output Leakage Current	Ilo	VIN = GND to VDD	-	-	10	μA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.0	-	VDD +0.5	V
Output Low Voltage	Vol	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	Vон	Іон = -0.4 mA	2.4	-	-	V

8.2.2 Power-up Timing

PARAMETER	SYMBOL	TYPICAL	UNIT
Power-up to Read Operation	TPU.READ	100	μS
Power-up to Write Operation	TPU.WRITE	5	mS



8.2.3 Capacitance

(VDD = 5.0V, TA = 25° C, f = 1 MHz)

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
I/O Pin Capacitance	CI/O	VI/O = 0V	12	pF
Input Capacitance	CIN	VIN = 0V	6	pF

8.3 AC Characteristics

8.3.1 AC Test Conditions

(VDD = $5V \pm 10\%$)

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise/Fall Time	< 5 nS
Input/Output Timing Level	1.5V/1.5V
Output Load	1 TTL Gate and CL = 30 pF for 70 nS and 100 pF for others.

8.3.2 AC Test Load and Waveforms





8.3.3 Read Cycle Timing Parameters

(VDD = 5.0V ± 10 %, VDD = 5.0 ± 5 % for 70 nS, GND = 0V, TA = 0 to 70° C)

PARAMETER	SYMBOL	W29EE011-90		W29EE011-15		UNIT
	STWDOL	MIN.	MAX.	MIN.	MAX.	UNIT
Read Cycle Time	TRC	90	-	150	-	nS
Chip Enable Access Time	TCE	-	90	-	150	nS
Address Access Time	TAA	-	90	-	150	nS
Output Enable Access Time	TOE	-	45	-	70	nS
#CE Low to Active Output	TCLZ	0	-	0	-	nS
#OE Low to Active Output	TOLZ	0	-	0	-	nS
#CE High to High-Z Output	TCHZ	-	45	-	45	nS
#OE High to High-Z Output	TOHZ	-	45	-	45	nS
Output Hold from Address Change	ТОН	0	-	0	-	nS

8.3.4 Byte/Page-write Cycle Timing Parameters

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Write Cycle (Erase and Program)	TWC	-	-	10	mS
Address Setup Time	TAS	0	-	-	nS
Address Hold Time	TAH	50	-	-	nS
#WE and #CE Setup Time	TCS	0	-	-	nS
#WE and #CE Hold Time	тсн	0	-	-	nS
#OE High Setup Time	TOES	10	-	-	nS
#OE High Hold Time	TOEH	10	-	-	nS
#CE Pulse Width	TCP	70	-	-	nS
#WE Pulse Width	TWP	70	-	-	nS
#WE High Width	TWPH	150	-	-	nS
Data Setup Time	TDS	50	-	-	nS
Data Hold Time	TDH	10	-	-	nS
Byte Load Cycle Time	TBLC	0.22	-	200	μS
Byte Load Cycle Time-out	TBLCO	300	-	-	μS

Note: All AC timing signals observe the following guidelines for determining setup and hold times:

(a) High level signal's reference level is V $\!$ And (b) low level signal's reference level is V $\!$.



8.3.5 Data Polling and Toggle Bit Timing Parameters

PARAMETER	SYM.	W29EE011-90		W29EE011-15		UNIT
	01111.	MIN.	MAX.	MIN.	MAX.	ONIT
#OE to Data Polling Output Delay	TOEP	-	45	-	70	nS
#CE to Data Polling Output Delay	TCEP	-	90	-	150	nS
#OE to Toggle Bit Output Delay	TOET	-	45	-	70	nS
#CE to Toggle Bit Output Delay	TCET	-	90	-	150	nS



9. TIMING WAVEFORMS

9.1 Read Cycle Timing Diagram



9.2 #WE Controlled Write Cycle Timing Diagram







9.3 #CE Controlled Write Cycle Timing Diagram

9.4 Page Write Cycle Timing Diagram





9.5 #DATA Polling Timing Diagram



9.6 Toggle Bit Timing Diagram







9.7 Page Write Timing Diagram Software Data Protection Mode

9.8 Reset Software Data Protection Timing Diagram







9.9 5 Volt-only Software Chip Erase Timing Diagram



10. ORDERING INFORMATION

PART NO.	ACCESS TIME (NS)	POWER SUPPLY CURRENT MAX. (MA)	STANDBY VDD CURRENT MAX. (μΑ)	PACKAGE	CYCLING	HARDWARE SID READ FUNCTION
W29EE011-90	90	50	100	600 mil DIP	1K	Y
W29EE011-15	150	50	100	600 mil DIP	1K	Y
W29EE011T-90	90	50	100	TSOP (8 x 20 mm)	1K	Y
W29EE011T-15	150	50	100	TSOP (8 x 20 mm)	1K	Y
W29EE011Q-90	90	50	100	STSOP (8 x 14 mm)	1K	Y
W29EE011Q-15	150	50	100	STSOP (8 x 14 mm)	1K	Y
W29EE011P-90	90	50	100	32-pin PLCC	1K	Y
W29EE011P-15	150	50	100	32-pin PLCC	1K	Y
W29EE011-90B	90	50	100	600 mil DIP	10K	Y
W29EE011-15B	150	50	100	600 mil DIP	10K	Y
W29EE011T90B	90	50	100	TSOP (8x20mm)	10K	Y
W29EE011T15B	150	50	100	TSOP (8x20mm)	10K	Y
W29EE011Q90B	90	50	100	STSOP (8x14mm)	10K	Y
W29EE011Q15B	150	50	100	STSOP (8x14mm)	10K	Y
W29EE011P90B	90	50	100	32-pin PLCC	10K	Y
W29EE011P15B	150	50	100	32-pin PLCC	10K	Y
W29EE011-90N	90	50	100	600 mil DIP	1K	N
W29EE011-15N	150	50	100	600 mil DIP	1K	N
W29EE011P90N	90	50	100	32-pin PLCC	1K	N
W29EE011P15N	150	50	100	32-pin PLCC	1K	N
W29EE011P90Z	90	50	100	Lead-free 32-pin PLCC	1K	Y
W29EE011P15Z	150	50	100	Lead-free 32-pin PLCC	1K	Y
W29EE011Q90Z	90	50	100	STSOP (8x14mm)	10K	Y

Notes:

1. Winbond reserves the right to make changes to its products without prior notice.

2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

3. In Hardware SID Read column: Y = with SID read function; N = without SID read function.



11. HOW TO READ THE TOP MARKING

Example: The top marking of 32L-PLCC W29EE011P15N



1st line: winbond logo

2nd line: the part number: W29EE011P15N

3rd line: the lot number

4th line: the tracking code: <u>149 O B RA</u>

149: Packages made in '01, week 49

O: Assembly house ID: A means ASE, O means OSE, ...etc.

B: IC revision; A means version A, B means version B, ...etc.

RA: Process code



12. PACKAGE DIMENSIONS

12.1 32-pin P-DIP



12.2 32-pin PLCC





Package Dimensions, continued

12.3 32-pin TSOP (8 x 20 mm)



12.4 32-pin STSOP (8 x 14 mm)





13. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A9	Feb. 1998	6	Add pause 10 mS
		7	Add pause 50 mS
		8	Correct the time 10 mS to 10 μ S
		1, 17	Add cycing 100 item
A10	Jun. 1998	1, 10, 11, 12, 17	Add 70 nS bining
A11	Aug. 1998	1, 2, 17, 19	Add TSOP package
A12	Jul. 1999	1, 17	Change endurance cycles as 1K/10K
		1, 11, 12, 17	Delete 70, 120 nS bining
		1, 17, 18	Delete SOP package
A13	Dec. 2000	4, 17	Add in Hardware SID Read Function note
A14	Mar. 2001	1, 17, 18	Add in TSOP (8 x 14 mm) package
		17	Correct Part No. in Ordering Information
A15	Feb. 19, 2002	4	Modify VDD Power Up/Down Detection in Hardware Data Protection
		18	Add HOW TO READ THE TOP MARKING
		1, 17, 20	Rename TSOP (8 x 14 mm) as STSOP (8 X 14 mm)
A16	Feb. 17, 2004	1, 17	Add in Lead-free 32-pin PLCC package
A17	2005, April 15	23	Add important notice
A18	April 11, 2006	21	Add W29EE011Q90Z package



Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Headquarters	Winbond Electronics Corporation America	Winbond Electronics (Shanghai) Lto
No. 4, Creation Rd. III,	2727 North First Street, San Jose,	27F, 2299 Yan An W. Rd. Shanghai,
Science-Based Industrial Park,	CA 95134, U.S.A.	200336 China
Hsinchu, Taiwan	TEL: 1-408-9436666	TEL: 86-21-62365999
TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/	FAX: 1-408-5441798	FAX: 86-21-62365998
Taipei Office	Winbond Electronics Corporation Japan	Winbond Electronics (H.K.) Ltd.
9F, No.480, Rueiguang Rd.,	7F Daini-ueno BLDG, 3-7-18	Unit 9-15, 22F, Millennium City,
Neihu District, Taipei, 114,	Shinyokohama Kohoku-ku,	No. 378 Kwun Tong Rd.,
Taiwan, R.O.C.	Yokohama, 222-0033	Kowloon, Hong Kong
TEL: 886-2-8177-7168	TEL: 81-45-4781881	TEL: 852-27513100
FAX: 886-2-8751-3579	FAX: 81-45-4781800	FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.