
|
|
▪ 4–12 Low-power HCSL (LP-HCSL) outputs
|
▪ Integrated terminations eliminate up to 4 resistors per output pair
|
▪ Dedicated OE# pins support PCIe CLKREQ# function
|
▪ Up to 9 selectable SMBus addresses (9ZXL12)
|
▪ Selectable PLL bandwidths minimizes jitter peaking in cascaded PLL topologies
|
|
CATALOG |
9ZXL0451EKILFT COUNTRY OF ORIGIN
|
9ZXL0451EKILFT PARAMETRIC INFO
|
9ZXL0451EKILFT PACKAGE INFO
|
9ZXL0451EKILFT MANUFACTURING INFO
|
9ZXL0451EKILFT PACKAGING INFO
|
9ZXL0451EKILFT APPLICATIONS
|
|
COUNTRY OF ORIGIN
|
China
|
Thailand
|
Taiwan (Province of China)
|
Malaysia
|
|
PARAMETRIC INFO
|
Number of Outputs per Chip |
4 |
Clock Input Frequency (MHz) |
98.5 to 102.5 |
Typical Duty Cycle (%) |
50.3 |
Output Logic Level |
HCSL |
Minimum Operating Temperature (°C) |
-40 |
Maximum Operating Temperature (°C) |
85 |
Supplier Temperature Grade |
Industrial |
Minimum Operating Supply Voltage (V) |
3.135 |
Typical Operating Supply Voltage (V) |
3.3 |
Maximum Operating Supply Voltage (V) |
3.465 |
Number of Clock Inputs |
1 |
Spread Spectrum |
Yes |
|
|
PACKAGE INFO
|
Supplier Package |
VFQFPN EP |
Basic Package Type |
Non-Lead-Frame SMT |
Pin Count |
32 |
Lead Shape |
No Lead |
PCB |
32 |
Tab |
N/R |
Package Length (mm) |
5 |
Package Width (mm) |
5 |
Package Height (mm) |
0.85(Max) |
Package Diameter (mm) |
N/R |
Mounting |
Surface Mount |
Package Material |
Plastic |
Package Family Name |
QFP |
Package Outline |
Link to Datasheet |
|
|
MANUFACTURING INFO
|
MSL |
3 |
Lead Finish(Plating) |
Matte Sn annealed |
|
|
PACKAGING INFO
|
Packaging Suffix |
T |
Packaging |
Tape and Reel |
Packaging Document |
Link to Datasheet |
|
|
APPLICATIONS
|
▪ Servers/High-performance Computing |
▪ nVME Storage |
▪ Networking |
▪ Accelerators |
▪ Industrial Control |
|